

EXAMINED BY :	EMERGING DISPLAY TECHNOLOGIES CORPORATION	FILE NO . CAS-P00791
<i>Kevin Kuo</i>		ISSUE : DEC.12, 2018
APPROVED BY:		TOTAL PAGE : 26
<i>Chris Wu</i>		VERSION : P

CUSTOMER ACCEPTANCE SPECIFICATIONS

MODEL NO. :

ET024013DMA

(RoHS)

FOR MESSRS :

CUSTOMER'S APPROVAL

DATE :

BY :

EMERGING DISPLAY
TECHNOLOGIES CORPORATION

MODEL NO.	VERSION	PAGE
ET024013DMA	P	0-1

RECORDS OF REVISION	DOC . FIRST ISSUE	DEC.12, 2018
---------------------	-------------------	--------------

DATE	REVISED PAGE NO.	SUMMARY
		<p style="text-align: center; opacity: 0.5;"> CONFIDENTIAL Authorized for Emerging Display Technologies Corporation Only. Do not distribute without authorization. </p>

MODEL NO.	VERSION	PAGE
ET024013DMA	P	0-2

TABLE OF CONTENTS

NO.	ITEM	PAGE
1.	GENERAL SPECIFICATIONS -----	1
2.	MECHANICAL SPECIFICATIONS -----	1
3.	ABSOLUTE MAXIMUM RATINGS -----	2
4.	ELECTRICAL CHARACTERISTICS -----	3
5.	TIMING CHARACTERISTICS -----	4 ~ 9
6.	OPTICAL CHARACTERISTICS -----	10 , 11
7.	OUTLINE DIMENSIONS -----	12
8.	BLOCK DIMENSIONS -----	13
9.	DETAIL DRAWING OF DOT MATRIX -----	14
10.	INTERFACE SIGNALS -----	15
11.	POWER SUPPLY -----	16
12.	INSPECTION CRITERION -----	17 ~ 23
13.	RELIABILITY TEST -----	24
14.	CAUTION -----	25 , 26

CONFIDENTIAL
 Emerging Display Technologies Corporation
 Do not distribute without authorization.

1. GENERAL SPECIFICATIONS

1.1 DATA SHEETS FOR CONTROLLER/DRIVER PLEASE REFER TO :

SITRONIX ST7789V2

1.2 MATERIAL SAFETY DESCRIPTION

ASSEMBLIES SHALL COMPLY WITH EUROPEAN ROHS REQUIREMENTS, INCLUDING PROHIBITED MATERIALS/COMPONENTS CONTAINING LEAD, MERCURY, CADMIUM, HEXAVALENT CHROMIUM, POLYBROMINATED BIPHENYLS (PBB) AND POLYBROMINATED DIPHENYL ETHERS (PBDE), BIS(2-ETHYLHEXYL) PHTHALATE (DEHP), BUTYL BENZYL PHTHALATE (BBP), DIBUTYL PHTHALATE (DBP), DIISOBUTYL PHTHALATE (DIBP).

2. MECHANICAL SPECIFICATIONS

(1) DIAGONALS	-----	2.8 inch
(2) NUMBER OF DOTS	-----	240W * (RGB) * 320H DOTS
(3) MODULE SIZE	-----	47.72W * 60.26H * 2.28D mm (NOT INCLUDED FPC)
(4) VIEWING AREA	-----	38.32W * 50.56H mm
(5) ACTIVE AREA	-----	36.72W * 48.96H mm
(6) DOT SIZE	-----	0.051W * 0.153H mm
(7) PIXEL SIZE	-----	0.153W * 0.153H mm
(8) LCD TYPE	-----	TFT , TRANSMISSIVE, NORMALLY BLACK
(9) COLOR	-----	262K (18BIT)
(10) VIEWING DIRECTION	-----	SUPER WIDE VIEW
(11) BACK LIGHT	-----	LED , COLOR : WHITE
(12) INTERFACE MODE	-----	MPU-8BIT PARALLEL (80 SERIES) MPU-16BIT PARALLEL (80 SERIES) MPU-18BIT PARALLEL (80 SERIES) 3 -LINE SPI

3. ABSOLUTE MAXIMUM RATINGS

3.1 ELECTRICAL ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	REMARK
INPUT POWER SUPPLY	IOVCC/VCC	-0.3	4.6	V	
STATIC ELECTRICITY	—	—	—	V	NOTE (1)
LED BACKLIGHT FORWARD CURRENT	I _{LED}	—	70	mA	
LED BACKLIGHT REVERSE VOLTAGE	V _R	—	5	V	

NOTE (1) : LCM SHOULD BE GROUNDED DURING HANDING LCM.

3.2 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

ITEM	OPERATING		STORAGE		REMARK
	MIN.	MAX.	MIN.	MAX.	
AMBIENT TEMPERATURE	-20°C	70°C	-30°C	80°C	NOTE (1), (2)
HUMIDITY	NOTE (3)		NOTE (3)		WITHOUT CONDENSATION
VIBRATION	—	2.45m/S ² (0.25G)	—	11.76m/S ² (1.2 G)	5~20Hz , 1HR 20~500Hz(20Hz) , 1HR 20~500Hz(500Hz) , 1HR X,Y,Z,TOTAL 3HRS
SHOCK	—	29.4 m/S ² (3G)	—	490m/S ² (50 G)	10 ms XYZ DIRECTIONS 1 TIME EACH
CORROSIVE GAS	NOT ACCEPTABLE		NOT ACCEPTABLE		

NOTE (1) : Ta AT -30°C : 48HR MAX.

80°C : 168HR MAX.

NOTE (2) : BACKGROUND COLOR CHANGES SLIGHTLY DEPENDING ON AMBIENT TEMPERATURE THIS PHENOMENON IS REVERSIBLE.

NOTE (3) : Ta ≤ 60°C : 90%RH (96HRS MAX .)

Ta > 60°C : ABSOLUTE HUMIDITY MUST BE LOWER THAN THE HUMIDITY OF 90%RH AT 60°C. (96 HRS MAX.)

4. ELECTRICAL CHARACTERISTICS


Ta = 25 °C

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	REMARK
POWER SUPPLY FOR ANALOG	VCC	—	2.6	2.8	3.0	V	
POWER SUPPLY FOR INTERFACE SIGNAL	IOVCC	—	2.6	2.8	3.0	V	
INPUT VOLTAGE	V _{IH}	H LEVEL	0.7* IOVCC	—	IOVCC	V	NOTE (1)
	V _{IL}	L LEVEL	GND	—	0.3* IOVCC	V	
OUTPUT VOLTAGE	V _{OH}	H LEVEL I _{OH} =-1.0mA	0.8* IOVCC	—	IOVCC	V	NOTE (1)
	V _{OL}	L LEVEL I _{OL} =+1.0mA	GND	—	0.2* IOVCC	V	
OUTPUT CURRENT	IC	—	—	—	(15)	mA	NOTE (2)
POWER SUPPLY FOR LED BACKLIGHT	V _{LED} -V _{LSS}	I _{LED} =40mA	—	(9.15)	—	V	NOTE (3)
LED LIFE TIME	—	I _{LED} =40mA	30K	—	—	hrs	NOTE (4)


NOTE (1) : APPLIED TO TERMINALS , NRESET, D0~D17 , SDA, RD , NWR_SCL, DNC_SCL, TE.

NOTE (2) : IC : I_{vcc}+ I_{iovcc}

NOTE (3) : INTERNAL CIRCUIT DIAGRAM




NOTE (4) : THE LED LIFE TIME IS DEFINED AS THE MODULE BRIGHTNESS DECREASE TO 50% ORIGINAL BRIGHTNESS AT Ta=25°C AND 40mA. THE LED LIFE TIME COULD BE DECREASE IF OPERATING I_{LED} IS LARGER THAN 40mA.



5. TIMING CHARACTERISTICS


5.1 PARALLEL INTERFACE CHARACTERISTICS (8080-SERIES MPU)




IOVCC(VDDI)=2.6 TO 3.0V, VCC(VDD)=2.6 TO 3.0V, GND=0V, Ta=25°C

SIGNAL	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	DESCRIPTION
D/CX	T _{AST}	ADDRESS SETUP TIME	0	—	ns	—
	T _{AHT}	ADDRESS HOLD TIME (WRITE/READ)	10	—	ns	
CSX	T _{CHW}	CHIP SELECT "H" PULSE WIDTH	0	—	ns	—
	T _{CS}	CHIP SELECT SETUP TIME (WRITE)	15	—	ns	
	T _{RCS}	CHIP SELECT SETUP TIME (READ ID)	45	—	ns	
	T _{RCSFM}	CHIP SELECT SETUP TIME (READ FM)	355	—	ns	
	T _{CSF}	CHIP SELECT WAIT TIME (WRITE/READ)	10	—	ns	
	T _{CSH}	CHIP SELECT HOLD TIME	10	—	ns	
	WRX	T _{WC}	WRITE CYCLE	66	—	
T _{WRH}		CONTROL PULSE "H" DURATION	15	—	ns	
T _{WRL}		CONTROL PULSE "L" DURATION	15	—	ns	
RDX (ID)	T _{RC}	READ CYCLE (ID)	160	—	ns	WHEN READ ID DATA
	T _{RDH}	CONTROL PULSE "H" DURATION (ID)	90	—	ns	
	T _{RDL}	CONTROL PULSE "L" DURATION (ID)	45	—	ns	
RDX (FM)	T _{RCFM}	READ CYCLE (FM)	450	—	ns	WHEN READ FROM FRAME MEMORY
	T _{RDHFM}	CONTROL PULSE "H" DURATION (FM)	90	—	ns	
	T _{RDLFM}	CONTROL PULSE "L" DURATION (FM)	355	—	ns	
D[17:0]	T _{DST}	DATA SETUP TIME	10	—	ns	FOR CL=30pF
	T _{DHT}	DATA HOLD TIME	10	—	ns	
	T _{RAT}	READ ACCESS TIME (ID)	—	40	ns	
	T _{RATFM}	READ ACCESS TIME (FM)	—	340	ns	
	T _{ODH}	OUTPUT DISABLE TIME	20	80	ns	

8080 PARALLEL INTERFACE CHARACTERISTICS




RISING AND FALLING TIMING FOR I/O SIGNAL



WRITE-TO-READ AND READ-TO-WRITE TIMING

NOTE : THE RISING TIME AND FALLING TIME (TR, TF) OF INPUT SIGNAL AND FALL TIME ARE SPECIFIED AT 15 ns OR LESS. LOGIC HIGH AND LOW LEVELS ARE SPECIFIED AS 30% AND 70% OF VDDI FOR INPUT SIGNALS.

5.2 SERIAL INTERFACE CHARACTERISTICS (3-LINE SERIAL)




IOVCC(VDDI)=2.6 TO 3.0V, VCC(VDD)=2.6 TO 3.0V, GND=0V, Ta=25°C

SIGNAL	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	DESCRIPTION
CSX	T _{CSS}	CHIP SELECT SETUP TIME (WRITE)	15	—	ns	
	T _{CSH}	CHIP SELECT HOLD TIME (WRITE)	15	—	ns	
	T _{CSS}	CHIP SELECT SETUP TIME (READ)	60	—	ns	
	T _{SCC}	CHIP SELECT HOLD TIME (READ)	65	—	ns	
	T _{CHW}	CHIP SELECT "H" PULSE WIDTH	40	—	ns	
SCL	T _{SCYCW}	SERIAL CLOCK CYCLE (WRITE)	16	—	ns	—
	T _{SHW}	SCL "H" PULSE WIDTH (WRITE)	7	—	ns	
	T _{SLW}	SCL "L" PULSE WIDTH (WRITE)	7	—	ns	
	T _{SCYCR}	SERIAL CLOCK CYCLE (READ)	150	—	ns	
	T _{SHR}	SCL "H" PULSE WIDTH (READ)	60	—	ns	
	T _{SLR}	SCL "L" PULSE WIDTH (READ)	60	—	ns	
SDA (DIN)	T _{SDS}	DATA SETUP TIME	7	—	ns	—
	T _{SDH}	DATA HOLD TIME	7	—	ns	
DOUT	T _{ACC}	ACCESS TIME	10	50	ns	FOR MAXIMUM CL=30pF FOR MINIMUM CL=8pF
	T _{OH}	OUTPUT DISABLE TIME	15	50	ns	

3-LINE SERIAL INTERFACE CHARACTERISTICS

NOTE : THE RISING TIME AND FALLING TIME (TR, TF) OF INPUT SIGNAL ARE SPECIFIED AT 15 ns OR LESS. LOGIC HIGH AND LOW LEVELS ARE SPECIFIED AS 30% AND 70% OF VDDI FOR INPUT SIGNALS.

5.3 RESET TIMING



IOVCC(VDDI)=2.6 TO 3.0V, VCC(VDD)=2.6 TO 3.0V, GND=0V, Ta=25°C

RELATED PINS	SYMBOL	PARAMETER	MIN.	MAX.	UNIT
RESX	TRW	RESET PULSE DURATION	10	—	us
	TRT	RESET CANCEL	—	5 (NOTE 1, 5)	ms
			—	120 (NOTE 1, 6, 7)	ms


NOTE (1) : THE RESET CANCEL INCLUDES ALSO REQUIRED TIME FOR LOADING ID BYTES, VCOM SETTING AND OTHER SETTINGS FROM NVM (OR SIMILAR DEVICE) TO REGISTERS. THIS LOADING IS DONE EVERY TIME WHEN THERE IS HW RESET CANCEL TIME (TRT) WITHIN 5 ms AFTER A RISING EDGE OF RESX.

NOTE (2) : SPIKE DUE TO AN ELECTROSTATIC DISCHARGE ON RESX LINE DOES NOT CAUSE IRREGULAR SYSTEM RESET ACCORDING TO THE TABLE BELOW:

RESX PULSE	ACTION
SHORTER THAN 5us	RESET REJECTED
LONGER THAN 9us	RESET
Between 5us AND 9us	RESET STARTS

NOTE (3) : DURING THE RESETTING PERIOD, THE DISPLAY WILL BE BLANKED (THE DISPLAY IS ENTERING BLANKING SEQUENCE, WHICH MAXIMUM TIME IS 120 ms, WHEN RESET STARTS IN SLEEP OUT –MODE. THE DISPLAY REMAINS THE BLANK STATE IN SLEEP IN –MODE.) AND THEN RETURN TO DEFAULT CONDITION FOR HARDWARE RESET.

NOTE (4) : SPIKE REJECTION ALSO APPLIES DURING A VALID RESET PULSE AS SHOWN BELOW:



NOTE (5) : WHEN RESET APPLIED DURING SLEEP IN MODE.

NOTE (6) : WHEN RESET APPLIED DURING SLEEP OUT MODE.


NOTE (7) : IT IS NECESSARY TO WAIT 5ms AFTER RELEASING RESX BEFORE SENDING COMMANDS. ALSO SLEEP OUT COMMAND CANNOT BE SENT FOR 120ms.

5.4 POWER ON/OFF SEQUENCE

IOVCC(VDDI) AND VCC(VDD) CAN BE APPLIED IN ANY ORDER.
VCC(VDD) AND IOVCC(VDDI) CAN BE POWER DOWN IN ANY ORDER.
DURING POWER OFF, IF LCD IS IN THE SLEEP OUT MODE, VCC(VDD) AND IOVCC(VDDI) MUST BE POWERED DOWN MINIMUM 120ms AFTER RESX HAS BEEN RELEASED.
DURING POWER OFF, IF LCD IS IN THE SLEEP IN MODE, IOVCC(VDDI) OR VCC(VDD) CAN BE POWERED DOWN MINIMUM 0ms AFTER RESX HAS BEEN RELEASED.
CSX CAN BE APPLIED AT ANY TIMING OR CAN BE PERMANENTLY GROUNDED. RESX HAS PRIORITY OVER CSX.

- NOTE (1) : THERE WILL BE NO DAMAGE TO THE DISPLAY MODULE IF THE POWER SEQUENCES ARE NOT MET.
NOTE (2) : THERE WILL BE NO ABNORMAL VISIBLE EFFECTS ON THE DISPLAY PANEL DURING THE POWER ON/OFF SEQUENCES.
NOTE (3) : THERE WILL BE NO ABNORMAL VISIBLE EFFECTS ON THE DISPLAY BETWEEN END OF POWER ON SEQUENCE AND BEFORE RECEIVING SLEEP OUT COMMAND. ALSO BETWEEN RECEIVING SLEEP IN COMMAND AND POWER OFF SEQUENCE.
NOTE (4) : IF RESX LINE IS NOT HELD STABLE BY HOST DURING POWER ON SEQUENCE AS DEFINED IN THE SEQUENCE BELOW, THEN IT WILL BE NECESSARY TO APPLY A HARDWARE RESET (RESX) AFTER HOST POWER ON SEQUENCE IS COMPLETE TO ENSURE CORRECT OPERATION. OTHERWISE FUNCTION IS NOT GUARANTEED.

THE POWER ON/OFF SEQUENCE IS ILLUSTRATED BELOW



5.4.1 UNCONTROLLED POWER OFF

THE UNCONTROLLED POWER-OFF MEANS A SITUATION WHICH REMOVED A BATTERY WITHOUT THE CONTROLLED POWER OFF SEQUENCE. IT WILL NEITHER DAMAGE THE MODULE OR THE HOST INTERFACE.

IF UNCONTROLLED POWER-OFF HAPPENED, THE DISPLAY WILL GO BLANK AND THERE WILL NOT ANY VISIBLE EFFECT ON THE DISPLAY (BLANK DISPLAY) AND REMAINS BLANK UNTIL "POWER ON SEQUENCE" POWERS IT UP.

CONFIDENTIAL
Authorized for
Emerging Display Technologies Corporation Only
Do not distribute without authorization.

6. OPTICAL CHARACTERISTICS NOTE (2)


6.1 OPTICAL CHARACTERISTICS

Ta = 25 °C


ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	REMARK	
VIEWING ANGLE	HOR.	θ_{x+}	CENTER	$\theta_y=0^\circ$	—	(80)	deg.	NOTE (2) NOTE (3)
		θ_{x-}			—	(80)		
	VER.	θ_{y+}	CR \geq 10	$\theta_x=0^\circ$	—	(80)		
		θ_{y-}			—	(80)		
CONTRAST RATIO (CENTER)	CR	$\theta_x = \theta_y = 0^\circ$	(600)	(800)	—		NOTE (3)	
RESPONSE TIME	Tr + Tf	$\theta_x = \theta_y = 0^\circ$	—	(35)	(45)	ms	NOTE (4)	
COLOR CHROMATICITY (CENTER)	WHITE	Wx	ILED = 40mA $\theta_x = \theta_y = 0^\circ$ NTSC = (60%)	(0.26)	(0.31)	(0.36)	—	NOTE (5)
		Wy		(0.29)	(0.34)	(0.39)		
	RED	Rx		(0.60)	(0.65)	(0.70)		
		Ry		(0.27)	(0.32)	(0.37)		
	GREEN	Gx		(0.23)	(0.28)	(0.33)		
		Gy		(0.53)	(0.58)	(0.63)		
	BLUE	Bx		(0.09)	(0.14)	(0.19)		
		By		(0.04)	(0.09)	(0.14)		
THE BRIGHTNESS OF MODULE (CENTER)	B	ILED = 40mA $\theta_x = \theta_y = 0^\circ$	(500)	(600)	—	cd/m ²	NOTE (6)	
THE UNIFORMITY OF MODULE	—	ILED = 40mA	(70)	(75)	—	%	NOTE (7)	

NOTE (1) : TEST CONDITION :

AFTER STABILIZING AND LEAVING THE PANEL ALONE AT A GIVEN TEMPERATURE FOR 30 MINUTES. MEASUREMENT SHOULD BE EXECUTED IN A STABLE, WINDLESS, AND DARK ROOM.



NOTE (2) : DEFINITION OF VIEWING ANGLE :




NOTE (3) : DEFINITION OF CONTRAST RATIO (CR) :
MEASURED AT THE CENTER POINT OF MODULE

$$\text{CONTRAST RATIO(CR)} = \frac{\text{BRIGHTNESS MEASURED WHEN LCD IS AT "WHITE STATE"}}{\text{BRIGHTNESS MEASURED WHEN LCD IS AT "BLACK STATE"}}$$

NOTE (4) : DEFINITION OF RESPONSE TIME : T_R AND T_F

THE FIGURE BELOW IS THE OUTPUT SIGNAL OF THE PHOTO DETECTOR.



NOTE (5) : DEFINITION OF COLOR CHROMATICITY


(a) 100% RGB PIXEL DATA TRANSMISSION WHEN ALL THE INPUT TERMINALS OF MODULE

ARE ELECTRICALLY POWERED ON.

(b) MEASURED AT THE CENTER POINT OF MODULE

NOTE (6) : MEASURED THE BRIGHTNESS OF WHITE STATE AT CENTER POINT.


NOTE (7) : (a) DEFINITION OF BRIGHTNESS UNIFORMITY



(b) THE BRIGHTNESS UNIFORMITY CALCULATING METHOD


$$\text{UNIFORMITY} : \frac{\text{MINIMUM BRIGHTNESS}}{\text{MAXIMUM BRIGHTNESS}} * 100\%$$

7. OUTLINE DIMENSIONS




UNIT : mm
SCALE : NTS
NOT SPECIFIED TOLERANCE IS ± 0.3
NOTE : RECOMMEND MATCH CONNECTOR KYOCERA:04 6240 040 SERIES

8. BLOCK DIMENSION



CONFIDENTIAL
Authorized for Emerging Display Technologies Corporation Only
Do not distribute without authorization.

9. DETAIL DRAWING OF DOT MATRIX



UNIT : mm
SCALE : NTS
NOT SPECIFIED TOLERANCE IS ± 0.1
DOTS MATRIX TOLERANCE IS ± 0.01


CONFIDENTIAL
Authorized for Emerging Display Technologies Corporation Only.
Do not distribute without authorization.

10. INTERFACE SIGNALS

PIN NO.	SYMBOL	FUNCTION																																
1	VLED	POWER SUPPLY FOR LED (+)																																
2	VLSS	POWER SUPPLY FOR LED (-)																																
3	IM3	<table border="1"> <thead> <tr> <th>IM3</th> <th>IM2</th> <th>IM1</th> <th>IM0</th> <th>MPU INTERFACE MODE</th> <th>DATA PIN</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>80-8BIT PARALLEL I/F</td> <td>DB[7:0]</td> </tr> <tr> <td>4</td> <td>IM2</td> <td>0</td> <td>0</td> <td>80-16BIT PARALLEL I/F</td> <td>DB[15:0]</td> </tr> <tr> <td>5</td> <td>IM1</td> <td>0</td> <td>0</td> <td>80-18BIT PARALLEL I/F</td> <td>DB[17:0],</td> </tr> <tr> <td>6</td> <td>IM0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>3-LINE 9BIT SERIAL I/F</td> <td>SDA: IN/OUT</td> </tr> </tbody> </table>	IM3	IM2	IM1	IM0	MPU INTERFACE MODE	DATA PIN	0	0	0	0	80-8BIT PARALLEL I/F	DB[7:0]	4	IM2	0	0	80-16BIT PARALLEL I/F	DB[15:0]	5	IM1	0	0	80-18BIT PARALLEL I/F	DB[17:0],	6	IM0	0	1	0	1	3-LINE 9BIT SERIAL I/F	SDA: IN/OUT
IM3	IM2		IM1	IM0	MPU INTERFACE MODE	DATA PIN																												
0	0		0	0	80-8BIT PARALLEL I/F	DB[7:0]																												
4	IM2		0	0	80-16BIT PARALLEL I/F	DB[15:0]																												
5	IM1		0	0	80-18BIT PARALLEL I/F	DB[17:0],																												
6	IM0	0	1	0	1	3-LINE 9BIT SERIAL I/F	SDA: IN/OUT																											
7	NRESET	RESET																																
8	D17	<p>DATA BUS</p> <p>8-BIT BUS : USE D7-D0 AND D17-D8 UNUSED</p> <p>16-BIT BUS : USE D15-D0 AND D17-D16 UNUSED</p> <p>18-BIT BUS : USE D17-D0</p> <p>CONNECTED UNUSED PINS TO THE GND LEVEL</p>																																
9	D16																																	
10	D15																																	
11	D14																																	
12	D13																																	
13	D12																																	
14	D11																																	
15	D10																																	
16	D9																																	
17	D8																																	
18	D7																																	
19	D6																																	
20	D5																																	
21	D4																																	
22	D3																																	
23	D2																																	
24	D1																																	
25	D0																																	
26	NC	NOT CONNECTION																																
27	SDA	SERIAL DATA INPUT PIN AND OUTPUT PIN IN SERIAL BUS SYSTEM INTERFACE																																
28	RD	READ SIGNAL AND READ DATA AT THE LOW LEVEL FIX IT TO IOVCC OR GND WHEN USING SERIAL BUS INTERFACE																																
29	NWR_SCL	SERVER AS SERIAL CLOCK IN SERIAL BUS SYSTEM INTERFACE																																
30	DNC_SCL	COMMAND / PARAMETER OR DISPLAY DATA SELECTION PIN																																
31	NCS	CHIP SELECT SIGNAL																																
32	TE	TEARING EFFECT OUTPUT, IF NOT USED LET IT OPEN																																
33	GND	GROUND																																
34	IOVCC	POWER SUPPLY FOR INTERFACE SIGNAL																																
35	VCC	POWER SUPPLY FOR ANALOG																																
36	NC	NOT CONNECTION																																
37	NC	NOT CONNECTION																																
38	NC	NOT CONNECTION																																
39	NC	NOT CONNECTION																																
40	NC	NOT CONNECTION																																

11. POWER SUPPLY

11.1 POWER SUPPLY FOR LCM



LCD MODULE

NOTE : IOVCC ≤ VCC

CONFIDENTIAL
Authorized for
Emerging Display Technologies Corporation Only.
Do not distribute without authorization.

12. INSPECTION CRITERION

12.1 APPLICATION

THIS INSPECTION STANDARD IS TO BE APPLIED TO THE LCD MODULE DELIVERED FROM EMERGING DISPLAY TECHNOLOGIES CORP.(E.D.T) TO CUSTOMERS

12.2 INSPECTION CONDITIONS

12.2.1 (1)OBSERVATION DISTANCE : $45\pm 5\text{cm}$

(2)VIEWING ANGLE : $\pm 45^\circ$

$\pm 45^\circ$ (FOR SECTION WITHIN VIEWING AREA), REFER TO FIG.A
 90° (FOR SECTION OUTSIDE OF VIEWING AREA), REF TO FIG.B
PERPENDICULAR TO MODULE SURFACE

VIEWING ANGLE SHOULD BE SMALLER THAN 45°




FIG.A




FIG.B

THE INSPECTION CRITERIA IS ACCORDING TO LINE OF SIGHT. INSPECTION SHALL BE MADE WITHIN THE HALF SECTION OF THE VIEWING CONE GENERATED BY LINE SEGMENT OF 45° WITH RESPECTS TO THE VERTICAL AXIS FROM CENTER VERTEX OF LCD, THE FLUORESCENT LAMP AND THE CONE AXIS MUST BE PERPENDICULAR TO THE LCD SURFACE.

IF THE DEFECTS ARE OUTSIDE OF VIEWING AREA, IT SHALL BE INSPECTED BY 90° WITH RESPECTS TO THE VERTICAL AXIS FROM EDGE OF VIEWING AREA.

12.2.2 ENVIRONMENT CONDITIONS :

AMBIENT TEMPERATURE		$25\pm 5^\circ\text{C}$
AMBIENT HUMIDITY		$65 \pm 20\% \text{RH}$
AMBIENT ILLUMINATION	COSMETIC INSPECTION	600~800 lux
	FUNCTIONAL INSPECTION	300~500 lux
INSPECTION TIME		10 secs

12.2.3 INSPECTION LOT

QUANTITY PER DELIVERY LOT FOR EACH MODEL

12.2.4 INSPECTION METHOD

A SAMPLING INSPECTION SHALL BE MADE ACCORDING TO THE FOLLOWING PROVISIONS TO JUDGE THE ACCEPTABILITY

(a)APPLICABLE STANDARD :

ANSI/ ASQ Z1.4 NORMAL INSPECTION LEVEL II

(b)AQL : MAJOR DEFECT : AQL 0.65


MINOR DEFECT : AQL 1.0


12.3 INSPECTION STANDARDS





12.3.1 VISUAL DEFECTS CLASSIFICATION


TYPE OF DEFECT	INSPECTION ITEM	DEFECT FEATURE	AQL
MAJOR DEFECT	1.DISPLAY ON	<ul style="list-style-type: none"> • DEFECT TO MISS SPECIFIED DISPLAY FUNCTION, FOR ALL AND SPECIFIED DOTS EX: DISCONNECTION, SHORT CIRCUIT ETC 	0.65
	2.BACKLIGHT	<ul style="list-style-type: none"> • NO LIGHT • FLICKERING AND OTHER ABNORMAL ILLUMINATION 	
	3.DIMENSIONS	<ul style="list-style-type: none"> • SUBJECT TO INDIVIDUAL ACCEPTANCE SPECIFICATIONS 	
MINOR DEFECT	1.DISPLAY ZONE	<ul style="list-style-type: none"> • BLACK/WHITE SPOT • BUBBLES ON POLARIZER • NEWTON RING • BLACK/WHITE LINE • SCRATCH • CONTAMINATION • LEVER COLOR SPREAD 	1.0
	2.BEZEL ZONE	<ul style="list-style-type: none"> • STAINS • SCRATCHES • FOREIGN MATTER 	
	3.SOLDERING	<ul style="list-style-type: none"> • INSUFFICIENT SOLDER • SOLDERED IN INCORRECT POSITION • CONVEX SOLDERING SPOT • SOLDER BALLS • SOLDER SCRAPS 	
	4.DISPLAY ON (ALL ON)	<ul style="list-style-type: none"> • LIGHT LINE 	




12.3.2 MODULE DEFECTS CLASSIFICATION

NO.	ITEM	CRITERIA												
1	DISPLAY ON INSPECTION	(1)INCORRECT PATTERN (2)MISSING SEGMENT (3)DIM SEGMENT (4)OPERATING VOLTAGE BEYOND SPEC												
2	OVERALL DIMENSIONS	(1)OVERALL DIMENSION BEYOND SPEC												
3	DOT DEFECT	(1)INSPECTION PATTERN: FULL WHITE, FULL BLACK, RED, GREEN AND BLUE SCREENS. (2) <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>ITEMS</th> <th>ACCEPTABLE COUNT</th> </tr> </thead> <tbody> <tr> <td>BRIGHT DOT</td> <td>$N \leq 1$</td> </tr> <tr> <td>DARK DOT</td> <td>$N \leq 3$</td> </tr> <tr> <td>TOTAL BRIGHT AND DARK DOTS</td> <td>$N \leq 3$</td> </tr> </tbody> </table> <p>NOTE :</p> <p>1. THE DEFINITION OF DOT : THE SIZE OF A DEFECTIVE DOT OVER 1/2 OF WHOLE DOT IS REGARDED AS ONE DEFECTIVE DOT. THE BRIGHT DOT DEFECT MUST BE VISIBLE THROUGH A 5% ND FILTER</p> <p>2. BRIGHT DOT : DOTS APPEAR BRIGHT AND UNCHANGED IN SIZE IN WHICH LCD PANEL IS DISPLAYING UNDER BLACK PATTERN.</p> <p>3. DARK DOT : DOTS APPEAR DARK AND UNCHANGED IN SIZE IN WHICH LCD PANEL IS DISPLAYING UNDER PURE RED, GREEN, BLUE PICTURE.</p>	ITEMS	ACCEPTABLE COUNT	BRIGHT DOT	$N \leq 1$	DARK DOT	$N \leq 3$	TOTAL BRIGHT AND DARK DOTS	$N \leq 3$				
ITEMS	ACCEPTABLE COUNT													
BRIGHT DOT	$N \leq 1$													
DARK DOT	$N \leq 3$													
TOTAL BRIGHT AND DARK DOTS	$N \leq 3$													
4	FOREIGN BLACK/WHITE/ BRIGHT LINE/ SCRATCH OF VIEWING AREA	<table border="1" style="margin-left: 20px;"> <thead> <tr> <th>LENGTH : L</th> <th>WIDTH : W</th> <th>PERMISSIBLE NO.</th> </tr> </thead> <tbody> <tr> <td>$L \leq 0.3$</td> <td>$W \leq 0.05$</td> <td>IGNORE</td> </tr> <tr> <td>$0.3 < L \leq 2$</td> <td>$0.05 < W \leq 0.1$</td> <td>3</td> </tr> <tr> <td>$2 < L$</td> <td>$0.1 < W$</td> <td>NONE</td> </tr> </tbody> </table> <p>WIDTH : W mm, LENGTH : L mm</p>	LENGTH : L	WIDTH : W	PERMISSIBLE NO.	$L \leq 0.3$	$W \leq 0.05$	IGNORE	$0.3 < L \leq 2$	$0.05 < W \leq 0.1$	3	$2 < L$	$0.1 < W$	NONE
LENGTH : L	WIDTH : W	PERMISSIBLE NO.												
$L \leq 0.3$	$W \leq 0.05$	IGNORE												
$0.3 < L \leq 2$	$0.05 < W \leq 0.1$	3												
$2 < L$	$0.1 < W$	NONE												
5	FOREIGN MATTER \ BLACK SPOTS \ WHITE SPOTS \ DENT (INCLUDING LIGHT LEAKAGE DUE TO POLARIZING PLATES PINHOLES, ETC.)	<table border="1" style="margin-left: 20px;"> <thead> <tr> <th>AVERAGE DIAMETER (mm): D</th> <th>NUMBER OF PIECES PERMITTED</th> </tr> </thead> <tbody> <tr> <td>$D \leq 0.1$</td> <td>IGNORE</td> </tr> <tr> <td>$0.1 < D \leq 0.3$</td> <td>3</td> </tr> <tr> <td>$0.3 < D$</td> <td>NONE</td> </tr> </tbody> </table> <p>NOTE : DIAMETER $D=(a+b)/2$</p> 	AVERAGE DIAMETER (mm): D	NUMBER OF PIECES PERMITTED	$D \leq 0.1$	IGNORE	$0.1 < D \leq 0.3$	3	$0.3 < D$	NONE				
AVERAGE DIAMETER (mm): D	NUMBER OF PIECES PERMITTED													
$D \leq 0.1$	IGNORE													
$0.1 < D \leq 0.3$	3													
$0.3 < D$	NONE													

NO.	ITEM	CRITERIA		
			AVERAGE DIAMETER (mm) : D	NUMBER OF PIECES PERMITTED
6	BUBBLES OF POLARIZER /DIRT/CF FAIL /SURFACE STAINS	BUBBLE ON THE POLARIZER	$D \leq 0.25$	IGNORE
			$0.25 < D \leq 0.5$	$N \leq 5$
			$0.5 < D$	NONE
		SURFACE STAINS	$D < 0.1$	IGNORE
			$0.1 < D \leq 0.3$	$N \leq 3$
			$0.3 < D$	NONE
		CF FAIL / SPOT	$D < 0.1$	IGNORE
			$0.1 < D \leq 0.3$	$N \leq 3$
			$0.3 < D$	NONE
<p>NOTE : (1)POLARIZER BUBBLE IS DEFINED AS THE BUBBLE APPEARS ON ACTIVE DISPLAY AREA. THE DEFECT OF POLARIZER BUBBLE SHALL BE IGNORED IF THE POLARIZER BUBBLE APPEARS ON THE OUTSIDE OF ACTIVE DISPLAY AREA.</p> <p>(2)THE EXTRANEOUS SUBSTANCE IS DEFINED AS IT CAN BE OBSERVED WHEN THE MODULE IS POWER ON.</p> <p>(3)THE DEFINITION OF AVERAGE DIAMETER, D IS DEFINED AS FOLLOWING.</p> <p>AVERAGE DIAMETER (D)=(a+b)/2</p> 				
7	LINE DEFECT ON DISPLAY	OBVIOUS VERTICAL OR HORIZONTAL LINE DEFECT IS NOT ALLOWED		
8	MURA ON DISPLAY	IT'S OK IF MURA IS SLIGHT VISIBLE THROUGH 5% ND FILTER		
9	UNEVEN COLOR SPREAD, COLORATION	(1)TO BE DETERMINED BASED UPON THE STANDARD SAMPLE.		
10	BEZEL APPEARANCE	(1)BEZEL MAY NOT HAVE RUST, BE DEFORMED OR HAVE FINGER PRINTS STAINS HAVE OTHER CONTAMINATION. (2)BEZEL MUST COMPLY WITH JOB SPECIFICATIONS.		
11	PCB	<p>(1)THERE MAY NOT BE MORE THAN 2mm OF SEALANT OUTSIDE THE SEAL AREA ON THE PCB, AND THERE SHOULD BE NO MORE THAN THREE PLACES.</p> <p>(2)NO OXIDATION OR CONTAMINATION PCB TERMINALS</p> <p>(3)PARTS ON PCB MUST BE THE SAME AS ON THE PRODUCTION CHARACTERISTIC CHART. THERE SHOULD BE NO WRONG PARTS, MISSING PARTS OR EXCESS PARTS.</p> <p>(4)THE JUMPER ON THE PCB SHOULD CONFORM TO THE PRODUCT CHARACTERISTIC CHART.</p> <p>(5)IF SOLDER GETS ON BEZEL TAB PADS, LED PAD, ZEBRA PAD OR SCREW HOLD PAD; MAKE SURE IT IS SMOOTHED DOWN.</p>		


NO.	ITEM	CRITERIA
12	SOLDERING	<p>(1) NO SOLDERING FOUND ON THE SPECIFIED PLACE (2) INSUFFICIENT SOLDER</p> <p>(a) LSI, IC A POOR WETTING OF SOLDER IS BETWEEN LOWER BEND OR "HEEL" OF LEAD AND PAD</p>  <p>(b) CHIP COMPONENT · SOLDER IS LESS THAN 50% OF SIDES AND FRONT FACE WETTING</p>  <p>· SOLDER WETS 3 SIDES OF TERMINAL, BUT LESS THAN 25% OF SIDES AND FRONT SURFACE AREA ARE COVERED</p>  <p>(3) PARTS ALIGNMENT (a) LSI, IC LEAD WIDTH IS MORE THAN 50% BEYOND PAD OUTLINE</p> 

NO.	ITEM	CRITERIA
12	SOLDERING	<p>(b)CHIP COMPONENT COMPONENT IS OFF CENTER, AND MORE THAN 50% OF THE LEADS IS OFF THE PAD OUTLINE</p>  <p>(4)NO UNMELTED SOLDER PASTE MAY BE PRESENT ON THE PCB. (5)NO COLD SOLDER JOINTS, MISSING SOLDER CONNECTIONS, OXIDATION OR ICICLE. (6)NO RESIDUE OR SOLDER BALLS ON PCB. (7)NO SHORT CIRCUITS IN COMPONENTS ON PCB.</p>
13	BACKLIGHT	<p>(1)NO LIGHT (2)FLICKERING AND OTHER ABNORMAL ILLUMINATION (3)SPOTS OR SCRATCHES THAT APPEAR WHEN LIT MUST BE JUDGED USING LCD SPOT, LINES AND CONTAMINATION STANDARDS. (4)BACKLIGHT DOESN'T LIGHT OR COLOR IS WRONG.</p>
14	GENERAL APPEARANCE	<p>(1)NO OXIDATION, CONTAMINATION, CURVES OR, BENDS ON INTERFACE PIN (OLB) OF TCP. (2)NO CRACKS ON INTERFACE PIN (OLB) OF TCP. (3)NO CONTAMINATION, SOLDER RESIDUE OR SOLDER BALLS ON PRODUCT. (4)THE IC ON THE TCP MAY NOT BE DAMAGED, CIRCUITS. (5)THE UPPERMOST EDGE OF THE PROTECTIVE STRIP ON THE INTERFACE PIN MUST BE PRESENT OR LOOK AS IF IT CAUSE THE INTERFACE PIN TO SEVER. (6)THE RESIDUAL ROSIN OR TIN OIL OF SOLDERING (COMPONENT OR CHIP COMPONENT) IS NOT BURNED INTO BROWN OR BLACK COLOR. (7)SEALANT ON TOP OF THE ITO CIRCUIT HAS NOT HARDENED. (8)PIN TYPE MUST MATCH TYPE IN SPECIFICATION SHEET. (9)LCD PIN LOOSE OR MISSING PINS. (10)PRODUCT PACKAGING MUST THE SAME AS SPECIFIED ON PACKAGING SPECIFICATION SHEET. (11)PRODUCT DIMENSION AND STRUCTURE MUST CONFORM TO PRODUCT SPECIFICATION SHEET. (12)THE APPEARANCE OF HEAT SEAL SHOULD NOT ADMIT ANY DIRT AND BREAK.</p>

NO.	ITEM	CRITERIA										
15	CRACKED GLASS	<p>THE LCD WITH EXTENSIVE CRACK IS NOT ACCEPTABLE</p>										
		<p>GENERAL GLASS CHIP :</p> 	<table border="1" data-bbox="938 421 1458 497"> <thead> <tr> <th>a</th> <th>b</th> <th>c</th> </tr> </thead> <tbody> <tr> <td>$\leq t/2$</td> <td>< VIEWING AREA</td> <td>$\leq 1/8X$</td> </tr> <tr> <td>$t/2 > , \leq 2t$</td> <td>$\leq W/2$</td> <td>$\leq 1/8X$</td> </tr> </tbody> </table> <p>*W=DISTANCE BETWEEN SEALANT AREA AND LCD PANEL EDGE X = LCD SIDE LENGTH t = GLASS THICKNESS</p>	a	b	c	$\leq t/2$	< VIEWING AREA	$\leq 1/8X$	$t/2 > , \leq 2t$	$\leq W/2$	$\leq 1/8X$
		a	b	c								
		$\leq t/2$	< VIEWING AREA	$\leq 1/8X$								
		$t/2 > , \leq 2t$	$\leq W/2$	$\leq 1/8X$								
<p>CORNER PART :</p> 	<table border="1" data-bbox="938 1003 1458 1079"> <thead> <tr> <th>a</th> <th>b</th> <th>c</th> </tr> </thead> <tbody> <tr> <td>$\leq t/2$</td> <td>< VIEWING AREA</td> <td>$\leq 1/8X$</td> </tr> <tr> <td>$> t/2 , \leq 2t$</td> <td>$\leq W/2$</td> <td>$\leq 1/8X$</td> </tr> </tbody> </table> <p>*W=DISTANCE BETWEEN SEALANT AREA AND LCD PANEL EDGE X = LCD SIDE LENGTH t = GLASS THICKNESS</p>	a	b	c	$\leq t/2$	< VIEWING AREA	$\leq 1/8X$	$> t/2 , \leq 2t$	$\leq W/2$	$\leq 1/8X$		
a	b	c										
$\leq t/2$	< VIEWING AREA	$\leq 1/8X$										
$> t/2 , \leq 2t$	$\leq W/2$	$\leq 1/8X$										
<p>CHIP ON ELECTRODE PAD</p> 	<table border="1" data-bbox="938 1272 1458 1326"> <thead> <tr> <th>a</th> <th>b</th> <th>c</th> </tr> </thead> <tbody> <tr> <td>$\leq t$</td> <td>$\leq 0.5\text{mm}$</td> <td>$\leq 1/8X$</td> </tr> </tbody> </table> <p>* X=LCD SIDE WIDTH t=GLASS THICKNESS</p>	a	b	c	$\leq t$	$\leq 0.5\text{mm}$	$\leq 1/8X$					
a	b	c										
$\leq t$	$\leq 0.5\text{mm}$	$\leq 1/8X$										
	<table border="1" data-bbox="938 1429 1458 1482"> <thead> <tr> <th>a</th> <th>b</th> <th>c</th> </tr> </thead> <tbody> <tr> <td>$\leq t$</td> <td>$\leq 1/8X$</td> <td>$\leq L$</td> </tr> </tbody> </table> <p>*X=LCD SIDE WIDTH t = GLASS THICKNESS L=ELECTRODE PAD LENGTH ①IF GLASS CHIPPING THE ITO TERMINAL, OVER 2/3 OF THE ITO MUST REMAIN AND BE, INSPECTED ACCORDING TO ELECTRODE TERMINAL SPECIFICATIONS ②IF THE PRODUCT WILL BE HEAT SEALED BY THE CUSTOMER, THE ALIGNMENT MARK MUST NOT BE DAMAGED</p>	a	b	c	$\leq t$	$\leq 1/8X$	$\leq L$					
a	b	c										
$\leq t$	$\leq 1/8X$	$\leq L$										

13. RELIABILITY TEST

13.1 STANDARD SPECIFICATIONS FOR RELIABILITY OF LCD MODULE

NO.	ITEM	DESCRIPTION
1	HIGH TEMPERATURE OPERATION	THE SAMPLE SHOULD BE ALLOWED TO STAND AT +70°C FOR 240 hrs
2	LOW TEMPERATURE OPERATION	THE SAMPLE SHOULD BE ALLOWED TO STAND AT -20°C FOR 240 hrs
3	HIGH TEMPERATURE STORAGE	THE SAMPLE SHOULD BE ALLOWED TO STAND AT +80°C FOR 240 hrs
4	LOW TEMPERATURE STORAGE	THE SAMPLE SHOULD BE ALLOWED TO STAND AT -30°C FOR 240 hrs
5	HIGH TEMPERATURE / HIGH HUMIDITY STORAGE	THE SAMPLE SHOULD BE ALLOWED TO STAND AT 60°C, 90% RH 240 hrs
6	THERMAL SHOCK (NOT OPERATED)	<p>THE SAMPLE SHOULD BE ALLOWED TO STAND THE FOLLOWING 10 CYCLES OF OPERATION :</p> 
7	ESD (ELECTROSTATIC DISCHARGE) (NOT OPERATED)	<p>AIR DISCHARGE ± 12KV CONTACT DISCHARGE ± 8KV ACCORDING TO IEC-61000-4-2</p>

13.2 TESTING CONDITIONS AND INSPECTION CRITERIA


FOR THE FINAL TEST THE TESTING SAMPLE MUST BE STORED AT ROOM TEMPERATURE FOR 24 HOURS, STANDARD SPECIFICATIONS FOR RELIABILITY HAVE BEEN EXECUTED IN ORDER TO ENSURE STABILITY.

NO.	ITEM	TEST MODEL	INSPECTION CRITERIA
1	CURRENT CONSUMPTION	REFER TO SPECIFICATION	THE CURRENT CONSUMPTION SHOULD CONFORM TO THE PRODUCT SPECIFICATION.
2	CONTRAST	REFER TO SPECIFICATION	AFTER THE TESTS HAVE BEEN EXECUTED, THE CONTRAST MUST BE LARGER THAN HALF OF ITS INITIAL VALUE PRIOR TO THE TESTS.
3	APPEARANCE	VISUAL INSPECTION	DEFECT FREE

14. CAUTION

14.1 OPERATION

- 14.1.1 DO NOT CONNECT OR DISCONNECT MODULES TO OR FROM THE MAIN SYSTEM WHILE POWER IS BEING SUPPLIED.
- 14.1.2 USE THE MODULE WITHIN SPECIFIED TEMPERATURE ; LOWER TEMPERATURE CAUSES THE RETARDATION OF BLINKING SPEED OF THE DISPLAY ; HIGHER TEMPERATURE MAKES OVERALL DISPLAY DISCOLOR . WHEN THE TEMPERATURE RETURNS TO NORMALITY, THE DISPLAY WILL OPERATE NORMALLY.
- 14.1.3 ADJUST THE LC DRIVING VOLTAGE TO OBTAIN THE OPTIMUM CONTRAST .
- 14.1.4 POWER ON SEQUENCE INPUT SIGNALS SHOULD NOT BE SUPPLIED TO LCD MODULE BEFORE POWER SUPPLY VOLTAGE IS APPLIED AND REACHES THE SPECIFIED VALUE ($5\pm 0.25V$).
IF ABOVE SEQUENCE IS NOT FOLLOWED , CMOS LSIS OF LCD MODULES MAY BE DAMAGED DUE TO LATCH - UP PROBLEM .
- 14.1.5 NOT ALLOWED TO INFLICT ANY EXTERNAL STRESS AND TO CAUSE ANY MECHANICAL INTERFERENCE ON THE BENDING AREA OF FPC DURING THE TAIL BENDING BACKWARDS!
DO NOT STRESS FPC AND IC ON THE MODULE!



14.2 NOTICE

- 14.2.1 USE A GROUNDED SOLDERING IRON WHEN SOLDERING CONNECTOR I/O TERMINALS. FOR SOLDERING OR REPAIRING , TAKE PRECAUTION AGAINST THE TEMPERATURE OF THE SOLDERING IRON AND THE SOLDERING TIME TO PREVENT PEELING OFF THE THROUGH-HOLE-PAD.
- 14.2.2 DO NOT DISASSEMBLE . EDT SHALL NOT BE HELD RESPONSIBLE IF THE MODULE IS DISASSEMBLED AND UPON THE REASSEMBLY THE MODULE FAILED .
- 14.2.3 DO NOT CHARGE STATIC ELECTRICITY, AS THE CIRCUIT OF THIS MODULE CONTAINS CMOS LSIS. A WORKMAN'S BODY SHOULD ALWAYS BE STATIC-PROTECTED BY USE OF AN ESD STRAP. WORKING CLOTHES FOR SUCH PERSONNEL SHOULD BE OF STATIC-PROTECTED MATERIAL.
- 14.2.4 ALWAYS GROUND THE ELECTRICALLY-POWERED DRIVER BEFORE USING IT TO INSTALL THE LCD MODULE. WHILE CLEANING THE WORK STATION BY VACUUM CLEANER, DO NOT BRING THE SUCKING MOUTH NEAR THE MODULE ; STATIC ELECTRICITY OF THE ELECTRICALLY-POWERED DRIVER OR THE VACUUM CLEANER MAY DESTROY THE MODULE .
- 14.2.5 DON'T GIVE EXTERNAL SHOCK.
- 14.2.6 DON'T APPLY EXCESSIVE FORCE ON THE SURFACE.
- 14.2.7 LIQUID IN LCD IS HAZARDOUS SUBSTANCE. MUST NOT LICK AND SWALLOW. WHEN THE LIQUID IS ATTACHED TO YOUR, SKIN, CLOTHS ETC. WASH IT OUT THOROUGHLY AND IMMEDIATELY.
- 14.2.8 DON'T OPERATE IT ABOVE THE ABSOLUTE MAXIMUM RATING.
- 14.2.9 STORAGE IN A CLEAN ENVIRONMENT, FREE FROM DUST, ACTIVE GAS, AND SOLVENT.
- 14.2.10 STORE WITHOUT ANY PHYSICAL LOAD.
- 14.2.11 REWIRING : NO MORE THAN 3 TIMES.