WIED DV		G + G .0000000
IINED BY:		FILE NO . CAS-0008808
evin kuo	EMERGING DISPLAY	ISSUE : OCT.28, 2019
OVED BY:	TECHNOLOGIES CORPORATION	TOTAL PAGE: 29
This the		VERSION: 3
CUSTOMER	ACCEPTANCE SPEC	CIFICATIONS
FOR	Display gistiplic	A STATE OF THE STA

EMERG	ING DI	CDIAV	MOI	DEL NO.					VERS	SION	PAGE
	OGIES CORP		ET028013DMA					3		0-1	
				. FIRST		_	1,11	_	•	<u> </u>	
RECORD	S OF RI	EVISION								AI	PR.25, 2019
	REVISED										
DATE	PAGE NO.			S	UMN	MA.	RY				
SEP.02, 2019	2	3.1 ELECTRICAL ITEM	ABSC	OLUTE M.	AXIMI MIN.	UM R		GS NIT	REMARK	1	
		POWER SUPPLY VOLTA DIGITAL		IOVCC-VSSD	-0.3	4.6		v			
		POWER SUPPLY VOLTA ANALOG	GE FOR	VCC-VSSA	-0.3	4.6		V			
		INPUT VOLTAGE LED BACKLIGHT POW	ER	VIN PLED	-0.3	IOVCC 396		V nW		. 1	•
		DISSIPATION LED BACKLIGHT FORV CURRENT	VARD	ILED		120)	mA)
		ITEM POWER SUPPLY VOLTA	GE FOR	SYMBOL	MIN.	MAX		NIT	REMARK	}	
		ANALOG POWER SUPPLY VOLTA	GE FOR	VCC-VSSA VDD-VSSD	-0.3	4.6		V V		1	
		DIGITAL POWER DISSIPATION F	OR	PD	-0.5	396		nW			
		LED BACKLIGHT FORWARD CURRENT F BACKLIGHT	OR LED	ILED		120		nA	-	†	
		NOTE (1): L	CM SI	HOULD B	E GRO	DUNI	DED D	URI	NG HAI	NDLIN	IG LCM→
				HOULD B							
		3.2 ENVIRONMENT ITEM	NTAL	ABSOLU REMARK	TE MA	AXIM	IUM F	RATI		MARK	
		A TY		20Hz, 1HR -500Hz(20Hz), 1	HR				10~100 Hz		
		VIBRATION	20-	~500Hz(500Hz), Y, Z, TOTAL 3	1HR	VIBRA	ATION		XYZ DIRI I HR EAC		
		SHOCK	10 DII	ms XYZ RECTIONS TIME EACH	SO.	SHOC	rK .		10 ms XYZ DIRI 1 TIME EA		
	3	4. ELECTRICAL O	CHAR	ACTERIS	TICS		0		•		
		PARAMETER INPUT POWER SUPPLY	VCC-	OPERATION			3.3 L	NIT V	REMARK		
		INTERFACE OPERATION VOLTAGE	VSSA IOVCC- VSSD	VOLTAGE I/O SUPPLY VOLTAGE			3.3	v			
		INPUT CURRENT	I _{CC}			9 1	15 I	mA :	NOTE (1)		
		INPUT VOLTAGE	$V_{\rm IL}$ $V_{\rm OH}$		VSSD .8* I _{ovcc}	0.3	8* I _{OVCC}	V V			
		OUTPUT VOLTAGE POWER SUPPLY FOR	V _{OL}	I _{OL} =1.0mA			2* I _{OVCC}	V	NOTE (2)		
		LED BACKLIGHT LED LIFE TIME	A-K	IF=20mA	30K	J.1	_	han	NOTE (2)		
		ITEM	SYMBOL	(PER.LED)	MIN.	TYP.	MAX.		NOTE (4)		
		POWER SUPPLY VOLTAGE FOR ANALOG	VCC- VSSA	OPERATION VOLTAGE	2.4	2.8	3.3	V	AAAMAA		
		POWER SUPPLY VOLTAGE FOR DIGITAL	VDD- VSSD	I/O SUPPLY VOLTAGE	1.65	2.8	3.3	v			
	4	POWER SUPPLY CURRENT LOGIC HIGH INPUT	ICC+IDD			9	15	mA			
		VOLTAGE LOGIC LOW INPUT	V _{IH}	H LEVEL	0.7*VDD	_	VDD 0.3* VDD		NOTE (1)		
	6	VOLTAGE LOGIC HIGH OUTPUT	V _{IL}	L LEVEL I _{OH} =-1.0mA	VSSD 0.8* VDD		VDD	v v	NOTE (1)		
		VOLTAGE LOGIC LOW OUTPUT VOLTAGE	V _{OL}	I _{OL} =1.0mA	VSSD		0.2* VDD	v			
		POWER SUPPLY VOLTAGE FOR LED BACKLIGHT	VLED- VLSS	ILED=80mA	2.8	3.1	3.4	v	NOTE (2)		
*		LED LIFE TIME	_	IF=20mA (PER LED)	30K	_	_	HRS	NOTE (3) NOTE (4)		
	7	NOTE (1) : I_{CC}	=I _{IOVC}		APPLIE	ED TO) TER			ESX, D	00~D17,
		SD NOTE(2):	A, RE	OX, WRX,	DCX,	CSX	, TE				
		1,012(2)	_	33 —×—•K1			31				
				-K2			[\(\frac{\times}{3} \).	∨L	.SS1(K1)		
		Д -		} 	VLED(A)			∘∨L ∘∨I	723(K3) 725(K5)		
				-K4					.SS4(K4)		

EMERGI	NG DI	SPLAY	MODEL NO.	VERSION	PAGE				
TECHNOLO	OGIES CORI	PORATION	ET028013DMA	3	0-2				
			DOC . FIRST ISSUE						
RECORDS	S OF R	EVISION		A^{1}	PR.25, 2019				
DATE	REVISED PAGE NO.		SUMMARY						
SEP.02, 2019	5~9	18/16/9/8-BIT 5.2 SERIAL INTE 5.3 SERIAL INTE 5.4 RGB INTERFA	RFACE CHARACTERISTICS (3-LINE S RFACE CHARACTERISTICS (4-LINE S ACE CHARACTERISTICS & 5.5 RESET	SERIAL) & SERIAL) &	S:				
-	10.11	IOVCC→VDD							
<u> </u>	10,11		OWER ON/OFF SEQUENCE L CHARACTERISTICS NOTE (2)→						
	12,13	6. OPTICAL CHA DELETE 6.1 OF ITEM SY COLOR CHROMATICITY (CENTER) RED SY COLOR CHROMATICITY (CENTER) WHITE CHROMATICITY (CENTER) RED	ARACTERISTICS PTICAL CHARACTERISTICS MBOL CONDITION MIN TYP MAX. UNIT REMARK Wy 0x = 0° 0.27 0.32 0.37 — NOTE (5) RX NTSC: 60% MBOL CONDITION MIN TYP MAX. UNIT REMARK WY VDD-VSSD=2.8V VCV-VSSA=2.8V RX ILED-80mA 0.58 0.63 0.66 — NOTE (5) DEFINITION OF BRIGHTNESS UNIF ODEFINITION OF BRIGHTNESS UNIFICATION OF	JOST VLED JOST VLSS DO-O1 SARDX, DOACKSX	RESX Control signal input Power				
_	17,18	$O \rightarrow X$	D 34: -IF NOT USED, PLEASE FIX THIS PIN						
 	19	11.1 POWER SUP	-CONNECTED UNUSED PINS TO THE PLY FOR LCM	VOOD LEV	EL				
	207	IOVCC-VD							
	20		CRITERION→12. INSPECTION CRITE	RIA					
1	27	RÉSPECTS→I		OE I CD M	ODITE E				
	27	ADD NOTE (13.2 TESTING CO FOR THE FIN ROOM TEMI FOR RELIAB STABILITY. STORED AT LISTED IN T	SPECIFICATIONS FOR RELIABILITY (1) DINDITIONS AND INSPECTION CRITED NAL TEST THE TESTING SAMPLE MU PERATURE FOR 24 HOURS, STANDAR BILITY HAVE BEEN EXECUTED IN OR →FOR THE FINAL TEST THE TESTIN ROOM EMPERATURE FOR 24 HOURS HABLE 13.1, STANDARD SPECIFICATION Y HAVE BEEN EXECUTED IN ORDER	RIA JST BE STO RD SPECIFI RDER TO EN IG SAMPLE S, AFTER TI	RED AT CATIONS NSURE MUST BE HE TESTS				

MODEL NO. VERSION **PAGE** EMERGING DISPLAY TECHNOLOGIES CORPORATION 3 ET028013DMA 0 - 3DOC . FIRST ISSUE APR.25, 2019 RECORDS OF REVISION **REVISED** DATE **PAGE** SUMMARY NO. Note 5 Note 5 Note 5 Note 5 Note 6 No OCT.28, 2019 12 6. OPTICAL **CHARACTERISTICS**

 MODEL NO.
 VERSION
 PAGE

 E T 0 2 8 0 1 3 D M A
 3
 0-4

TABLE OF CONTENTS

NO.	ITEM	PAGE
1. 2. 3. 4.	GENERAL SPECIFICATIONS	1 1 2 3 4~11
6.	OPTICAL CHARACTERISTICS	12,13
7.	OUTLINE DIMENSIONS	14
8.	BLOCK DIMENSIONS	15
9.	DETAIL DRAWING OF DOT MATRIX	16
10.	INTERFACE SIGNALS	17, 18
11.	POWER SUPPLY	19
12.	INSPECTION CRITERIA	20 ~ 26
13.	RELIABILITY TEST	27
14.	CAUTION	28, 29
	Chusting Display distribute	

E M E R G I N G D I S P L A Y TECHNOLOGIES CORPORATION

MODEL NO.	VERSION	PAGE
ET028013DMA	3	1

1. GENERAL SPECIFICATIONS

1.1 DATA SHEETS FOR CONTROLLER/DRIVER PLEASE REFER TO :

SITRONIX ST7789V2

1.2 MATERIAL SAFETY DESCRIPTION
ASSEMBLIES SHALL COMPLY WITH EUROPEAN ROHS REQUIREMENTS,
INCLUDING PROHIBITED MATERIALS/COMPONENTS CONTAINING LEAD,
MERCURY, CADMIUM, HEXAVALENT CHROMIUM, POLYBROMINATED
BIPHENYLS (PBB) AND POLYBROMINATED
DIPHENYL ETHERS (PBDE), BIS(2-ETHYLHEXYL) PHTHALATE (DEHP), BUTYL
BENZYL PHTHALATE (BBP), DIBUTYL PHTHALATE (DBP), DIISOBUTYL
PHTHALATE (DIBP).

2. MECHANICAL SPECIFICATIONS

(1) DIAGONALS	2.8 inch
(2) NUMBER OF DOTS	240W * (RGB) * 320H DOTS
(3) MODULE SIZE	50W * 69.2H * 2.9D mm
	(NOT INCLUDED FPC)
(4) VIEWING AREA	44.8W * 59.2H mm
(5) ACTIVE AREA	43.2W * 57.6H mm
(6) DOT SIZE	0.06W * 0.18H mm
(7) PIXEL SIZE	0.18W * 0.18H mm
(8) LCD TYPE	TFT , TRANSMISSIVE,
	NORMALLY BLACK
(9) COLOR	262K (18BIT)
(10) VIEWING DIRECTION	SUPER WIDE VIEW
(11) BACK LIGHT	LED , COLOR : WHITE
(12) INTERFACE MODE	RGB: 16/18 BIT
20	MCU: 8/16/18 BIT PARALLEL DATA
0	SPI DATA

MODEL NO.	VERSION	PAGE
ET028013DMA	3	2

3. ABSOLUTE MAXIMUM RATINGS

3.1 ELECTRICAL ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	MIN.	MAX.	UNIT	REMARK
POWER SUPPLY VOLTAGE FOR ANALOG	VCC-VSSA	-0.3	4.6	V	
POWER SUPPLY VOLTAGE FOR DIGITAL	VDD-VSSD	-0.3	4.6	V	33.
STATIC ELECTRICITY		_	_	V	NOTE (1)
POWER DISSIPATION FOR LED BACKLIGHT	PD		396	mW	
FORWARD CURRENT FOR LED BACKLIGHT	ILED	—	120	mA	

NOTE (1): LCM SHOULD BE GROUNDED DURING LCM HANDLING.

3.2 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

ITEM	OPERATING		STOR	RAGE	REMARK	
HEWI	MIN. MAX.		MIN.	MAX.	KEWAKK	
AMBIENT TEMPERATURE	-20°C	70°C	-30°C	80°C	NOTE (1), (2)	
20'	100)	100	0	WITHOUT	
HUMIDITY	_X\/	_	0,—		CONDENSATION	
	2				NOTE (3)	
	<i>Y</i> , ,	2.45m/S ²	.)	11.76m/S ²	10~100 Hz	
VIBRATION	—	(0.25G)	-4	(1.2 G)	XYZ DIRECTIONS	
	A	(0.230)	7	(1.20)	1 HR EACH	
		29.4 m/S ²	X	490m/S ²	10 ms	
SHOCK	7	(3G)	<i>></i> >−	(50 G)	XYZ DIRECTIONS	
	. 5	(30))	(300)	1 TIME EACH	
CORROSIVE GAS	NOT ACC	EPTABLE	NOT ACC	EPTABLE		

NOTE (1): Ta AT -30°C: 48HR MAX.

80°C: 168HR MAX.

NOTE (2) : BACKGROUND COLOR CHANGES SLIGHTLY DEPENDING ON AMBIENT

TEMPERATURE THIS PHENOMENON IS REVERSIBLE.

NOTE (3): $Ta \le 60^{\circ}C : 90\%RH (96HRS MAX.)$

Ta > 60°C: ABSOLUTE HUMIDITY MUST BE LOWER THAN THE HUMIDITY OF

90% RH AT 60°C. (96 HRS MAX.)

MODEL NO.	VERSION	PAGE
ET028013DMA	3	3


4. ELECTRICAL CHARACTERISTICS

Ta = 25 °C

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	REMARK
POWER SUPPLY VOLTAGE FOR ANALOG	VCC- VSSA	OPERATION VOLTAGE	2.4	2.8	3.3	V	
POWER SUPPLY VOLTAGE FOR DIGITAL	VDD- VSSD	I/O SUPPLY VOLTAGE	1.65	2.8	3.3	V	
POWER SUPPLY CURRENT	ICC+IDD	VCC=VDD=2.8V		9	15	mA	4.
LOGIC HIGH INPUT VOLTAGE	V_{IH}	H LEVEL	0.7*VDD		VDD	V	NOTE (1)
LOGIC LOW INPUT VOLTAGE	V_{IL}	L LEVEL	VSSD		0.3* VDD	V	NOTE (1)
LOGIC HIGH OUTPUT VOLTAGE	V_{OH}	I _{OH} =-1.0mA	0.8* VDD		VDD	V	
LOGIC LOW OUTPUT VOLTAGE	V_{OL}	I_{OL} =1.0mA	VSSD	_	0.2* VDD	V	9.
POWER SUPPLY VOLTAGE FOR LED BACKLIGHT	VLED- VLSS	ILED=80mA	2.8	3.1	3.4	V	NOTE (2)
LED LIFE TIME		IF=20mA (PER LED)	30K		200	HRS	NOTE (3) NOTE (4)

NOTE (1): APPLIED TO TERMINALS, RESX, D0~D17, SDA, RDX, WRX, DCX, CSX, TE.

NOTE (2): INTERNAL CIRCUIT DIAGRAM OF BACKLIGHT




NOTE (3): CONDITIONS, TA=25°C, CONTINUOUS LIGHTING.

NOTE (4): DEFINITIONS OF FAILURE.


LCD LUMINANCE BECOMES HALF OF THE INITIAL VALUE.

NOTE (5): AMBIENT TEMP. VS. ALLOWABLE FORWARD CURRENT. (PER LED)



5. TIMING CHARACTERISTICS

5.1 8080 SERIES MCU PARALLEL INTERFACE CHARACTERISTICS: 18/16/9/8-BIT **BUS**




PARALLEL INTERFACE TIMING CHARACTERISTICS (8080-SERIES MCU INTERFACE)

MODEL NO.	VERSION	PAGE
ET028013DMA	3	5


VDD=2.6 TO 3.0V	. VCC=2.6 TO 3.0V.	VSSD=VSSA=0V	. Ta=25°C

SIGNAL	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	DESCRIPTION
D/CX	T_{AST}	ADDRESS SETUP TIME	0		ns	_
D/CA	T_{AHT}	ADDRESS HOLD TIME (WRITE/READ)	10		ns	
	T_{CHW}	CHIP SELECT "H" PULSE WIDTH	0		ns	_
	T_{CS}	CHIP SELECT SETUP TIME (WRITE)	15	_	ns	
CSX	T_{RCS}	CHIP SELECT SETUP TIME (READ ID)	45	_	ns	
CSA	T_{RCSFM}	CHIP SELECT SETUP TIME (READ FM)	355		ns	
	T_{CSF}	CHIP SELECT WAIT TIME (WRITE/READ)	10		ns	4 .
	T_{CSH}	CHIP SELECT HOLD TIME	10	_	ns	14.
	T_{WC}	WRITE CYCLE	66	_	ns	
WRX	T_{WRH}	CONTROL PULSE "H" DURATION	15	_	ns	Y
	T_{WRL}	CONTROL PULSE "L" DURATION	15		ns	
	T_{RC}	READ CYCLE (ID)	160	_	ns	WHEN DEAD ID
RDX (ID)	T_{RDH}	CONTROL PULSE "H" DURATION (ID)	90		ns	WHEN READ ID DATA
	T_{RDL}	CONTROL PULSE "L" DURATION (ID)	45	-0	ns	DATA
	T_{RCFM}	READ CYCLE (FM)	450		ns	WHEN READ
RDX (FM)	T_{RDHFM}	CONTROL PULSE "H" DURATION (FM)	90	6	ns	FROM FRAME
	T_{RDLFM}	CONTROL PULSE "L" DURATION (FM)	355	N —	ns	MEMORY
	T_{DST}	DATA SETUP TIME	10	_	ns	
	T_{DHT}	DATA HOLD TIME	10	_	ns	Y
D[17:0]	T_{RAT}	READ ACCESS TIME (ID)	, –	40	ns	FOR CL=30pF
	T _{RATFM}	READ ACCESS TIME (FM)	_	340	ns	
	T_{ODH}	OUTPUT DISABLE TIME	20	80	ns	

8080 PARALLEL INTERFACE CHARACTERISTICS



RISING AND FALLING TIMING FOR I/O SIGNAL




WRITE-TO-READ AND READ-TO-WRITE TIMING

NOTE: THE RISING TIME AND FALLING TIME (TR, TF) OF INPUT SIGNAL AND FALL TIME ARE SPECIFIED AT 15 ns OR LESS. LOGIC HIGH AND LOW LEVELS ARE SPECIFIED AS 30% AND 70% OF VDD FOR INPUT SIGNALS.

MODEL NO.	VERSION	PAGE
ET028013DMA	3	6

5.2 SERIAL INTERFACE CHARACTERISTICS (3-LINE SERIAL)



3-LINE SERIAL INTERFACE TIMING CHARACTERISTICS

VDD=2.6 TO 3.0V, VCC=2.6 TO 3.0V, VSSD=VSSA=0V, Ta=25°C


SIGNAL	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	DESCRIPTION
	T _{CSS}	CHIP SELECT SETUP TIME (WRITE)	15		ns	
	T_{CSH}	CHIP SELECT HOLD TIME (WRITE)	15		ns	
CSX	T_{CSS}	CHIP SELECT SETUP TIME (READ)	60		ns	_
	T_{SCC}	CHIP SELECT HOLD TIME (READ)	65	~ Y	ns	
	T _{CHW}	CHIP SELECT "H" PULSE WIDTH	40 📉	5	ns	
	T _{SCYCW}	SERIAL CLOCK CYCLE (WRITE)	16		ns	
	T_{SHW}	SCL "H" PULSE WIDTH (WRITE)	7		ns	
SCL	T_{SLW}	SCL "L" PULSE WIDTH (WRITE)	7		ns	
SCL	T_{SCYCR}	SERIAL CLOCK CYCLE (READ)	150	_	ns	_
	T_{SHR}	SCL "H" PULSE WIDTH (READ)	60		ns	
	T_{SLR}	SCL "L" PULSE WIDTH (READ)	60		ns	
SDA	T_{SDS}	DATA SETUP TIME	7		ns	
(DIN)	T_{SDH}	DATA HOLD TIME	7	_	ns	_
DOUT	T _{ACC}	ACCESS TIME	10	50	ns	FOR MAXIMUM CL=30pF
D001	T_{OH}	OUTPUT DISABLE TIME	15	50	ns	FOR MINIMUM CL=8pF

3-LINE SERIAL INTERFACE CHARACTERISTICS

NOTE: THE RISING TIME AND FALLING TIME (TR, TF) OF INPUT SIGNAL ARE SPECIFIED AT 15 ns OR LESS. LOGIC HIGH AND LOW LEVELS ARE SPECIFIED AS 30% AND 70% OF VDD FOR INPUT SIGNALS.

MODEL NO.	VERSION	PAGE
ET028013DMA	3	7

5.3 SERIAL INTERFACE CHARACTERISTICS (4-LINE SERIAL)



4-LINE SERIAL INTERFACE TIMING CHARACTERISTICS

VDD=2.6 TO 3.0V, VCC=2.6 TO 3.0V, VSSD=VSSA=0V, Ta=25°C


SIGNAL	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	DESCRIPTION
	T _{CSS}	CHIP SELECT SETUP TIME (WRITE)	15	6	ns	
	T _{CSH}	CHIP SELECT HOLD TIME (WRITE)	15	7 —	ns	
CSX	T_{CSS}	CHIP SELECT SETUP TIME (READ)	60		ns	_
	T_{SCC}	CHIP SELECT HOLD TIME (READ)	65	_	ns	
	T_{CHW}	CHIP SELECT "H" PULSE WIDTH	40	_	ns	
	T_{SCYCW}	SERIAL CLOCK CYCLE (WRITE)	16	_	ns	-WRITE
	T_{SHW}	SCL "H" PULSE WIDTH (WRITE)	7	_	ns	COMMAND &
SCL	T_{SLW}	SCL "L" PULSE WIDTH (WRITE)	7		ns	DATA RAM
SCL	T_{SCYCR}	SERIAL CLOCK CYCLE (READ)	150		ns	-READ
	T_{SHR}	SCL "H" PULSE WIDTH (READ)	60		ns	COMMAND &
	T_{SLR}	SCL "L" PULSE WIDTH (READ)	60	_	ns	DATA RAM
D/CX	T_{DCS}	D/CX SETUP TIME	10		ns	
D/CX	T_{DCH}	D/CX HOLD TIME	10		ns	_
SDA	T_{SDS}	DATA SETUP TIME	7		ns	
(DIN)	T_{SDH}	DATA HOLD TIME	7	_	ns	_
DOUT	T _{ACC}	ACCESS TIME	10	50	ns	FOR MAXIMUM CL=30pF
DO01	Тон	OUTPUT DISABLE TIME	15	50	ns	FOR MINIMUM CL=8pF

4-LINE SERIAL INTERFACE CHARACTERISTICS

NOTE: THE RISING TIME AND FALLING TIME (TR, TF) OF INPUT SIGNAL ARE SPECIFIED AT 15 ns OR LESS. LOGIC HIGH AND LOW LEVELS ARE SPECIFIED AS 30% AND 70% OF VDD FOR INPUT SIGNALS.

MODEL NO.	VERSION	PAGE
ET028013DMA	3	8

5.4 RGB INTERFACE CHARACTERISTICS



RGB INTERFACE TIMING CHARACTERISTICS

VDD=2.6 TO 3.0V, VCC=2.6 TO 3.0V, VSSD=VSSA=0V, Ta=25°C


SIGNAL	SYMBOL	PARAMETER	MIN,	MAX.	UNIT	DESCRIPTION
HSYNC, VSYNC	T _{SYNCS}	VSYNC, HSYNC SETUP TIME	30	_	ns	
ENABLE	T_{ENS}	ENABLE SETUP TIME	25		ns	
ENABLE	T_{ENH}	ENABLE HOLD TIME	25		ns	_
	PWDH	DOTCLK HIGH-LEVEL PULSE WIDTH	60		ns	
DOTCLK	PWDL	DOTCLK LOW-LEVEL PULSE WIDTH	60		ns	
DOTCLK	T_{CYCD}	DOTCLK CYCLE TIME	120		ns	_
	Trghr, Trghf	DOTCLK RISE/FALL TIME	_	20	ns	
DB	T_{PDS}	PD DATA SETUP TIME	50		ns	
$\begin{array}{c c} DB & \hline & T_{PDH} & P \end{array}$		PD DATA HOLD TIME	50	_	ns	_

18/16 BITS RGB INTERFACE TIMING CHARACTERISTICS

SIGNAL	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	DESCRIPTION
HSYNC, VSYNC	T _{SYNCS}	VSYNC, HSYNC SETUP TIME	35	_	ns	_
ENABLE	T_{ENS}	ENABLE SETUP TIME	35		ns	
ENABLE	$T_{\rm ENH}$	ENABLE HOLD TIME	35		ns	
	PWDH	DOTCLK HIGH-LEVEL PULSE WIDTH	35	_	ns	
DOTCLK	PWDL	DOTCLK LOW-LEVEL PULSE WIDTH	35	_	ns	
DOTCLK	T_{CYCD}	DOTCLK CYCLE TIME	80		ns	_
	Trghr, Trghf	DOTCLK RISE/FALL TIME		10	ns	
DB	T_{PDS}	PD DATA SETUP TIME	35		ns	
ДВ	T_{PDH}	PD DATA HOLD TIME	35	_	ns	_

6 BITS RGB INTERFACE TIMING CHARACTERISTICS

MODEL NO.	VERSION	PAGE
ET028013DMA	3	9



RESET TIMING

VDD=2.6 TO 3.0V, VCC=2.6 TO 3.0V, VSSD=VSSA=0V, Ta=25°C


RELATED PINS	SYMBOL	PARAMETER	MIN.	MAX.	UNIT
	TRW	RESET PULSE DURATION	10	S –	us
RESX	TRT RESET CANCEL		0	5 (NOTE 1, 5)	ms
			TRT RESET CANCEL		Ó

RESET TIMING

- NOTE (1): THE RESET CANCEL INCLUDES ALSO REQUIRED TIME FOR LOADING ID BYTES, VCOM SETTING AND OTHER SETTINGS FROM NVM (OR SIMILAR DEVICE) TO REGISTERS. THIS LOADING IS DONE EVERY TIME WHEN THERE IS HW RESET CANCEL TIME (tRT) WITHIN 5 ms AFTER A RISING EDGE OF RESX.
- NOTE (2): SPIKE DUE TO AN ELECTROSTATIC DISCHARGE ON RESX LINE DOES NOT CAUSE IRREGULAR SYSTEM RESET ACCORDING TO THE TABLE BELOW:

RESX PULSE	ACTION
SHORTER THAN 5us	RESET REJECTED
LONGER THAN 9us	RESET
Between 5us AND 9us	RESET STARTS

- NOTE (3): DURING THE RESETTING PERIOD, THE DISPLAY WILL BE BLANKED (THE DISPLAY IS ENTERING BLANKING SEQUENCE, WHICH MAXIMUM TIME IS 120 ms, WHEN RESET STARTS IN SLEEP OUT –MODE. THE DISPLAY REMAINS THE BLANK STATE IN SLEEP IN –MODE.) AND THEN RETURN TO DEFAULT CONDITION FOR HARDWARE RESET.
- NOTE (4): SPIKE REJECTION ALSO APPLIES DURING A VALID RESET PULSE AS SHOWN BELOW:



- NOTE (5): WHEN RESET APPLIED DURING SLEEP IN MODE.
- NOTE (6): WHEN RESET APPLIED DURING SLEEP OUT MODE.
- NOTE (7): IT IS NECESSARY TO WAIT 5msec AFTER RELEASING RESX BEFORE SENDING COMMANDS. ALSO SLEEP OUT COMMAND CANNOT BE SENT FOR 120msec.

MODEL NO.	VERSION	PAGE
ET028013DMA	3	10

5.6 POWER ON/OFF SEQUENCE

VDD AND VCC CAN BE APPLIED IN ANY ORDER.

VCC AND VDD CAN BE POWER DOWN IN ANY ORDER.


DURING POWER OFF, IF LCD IS IN THE SLEEP OUT MODE, VCC AND VDD MUST BE POWERED DOWN MINIMUM 120ms AFTER RESX HAS BEEN RELEASED.

DURING POWER OFF, IF LCD IS IN THE SLEEP IN MODE, VDD OR VCC CAN BE POWERED DOWN MINIMUM 0ms AFTER RESX HAS BEEN RELEASED.

CSX CAN BE APPLIED AT ANY TIMING OR CAN BE PERMANENTLY GROUNDED. RESX HAS PRIORITY OVER CSX.

- NOTE (1): THERE WILL BE NO DAMAGE TO THE DISPLAY MODULE IF THE POWER SEQUENCES ARE NOT MET.
- NOTE (2): THERE WILL BE NO ABNORMAL VISIBLE EFFECTS ON THE DISPLAY PANEL DURING THE POWER ON/OFF SEQUENCES.
- NOTE (3): THERE WILL BE NO ABNORMAL VISIBLE EFFECTS ON THE DISPLAY BETWEEN END OF POWER ON SEQUENCE AND BEFORE RECEIVING SLEEP OUT COMMAND. ALSO BETWEEN RECEIVING SLEEP IN COMMAND AND POWER OFF SEQUENCE.
- NOTE (4): IF RESX LINE IS NOT HELD STABLE BY HOST DURING POWER ON SEQUENCE AS DEFINED IN THE SEQUENCE BELOW, THEN IT WILL BE NECESSARY TO APPLY A HARDWARE RESET (RESX) AFTER HOST POWER ON SEQUENCE IS COMPLETE TO ENSURE CORRECT OPERATION. OTHERWISE FUNCTION IS NOT GUARANTEED.

THE POWER ON/OFF SEQUENCE IS ILLUSTRATED BELOW



MODEL NO. VERSION PAGE ET028013DMA 3 11

5.6.1 UNCONTROLLED POWER OFF

THE UNCONTROLLED POWER-OFF MEANS A SITUATION WHICH REMOVED A BATTERY WITHOUT THE CONTROLLED POWER OFF SEQUENCE. IT WILL NEITHER DAMAGE THE MODULE OR THE HOST INTERFACE.

ALTERIAL POR THE ANTHONY OF THE ANTH BLANK AND THERE WILL NOT ANY VISIBLE EFFECT ON THE DISPLAY (BLANK DISPLAY) AND REMAINS BLANK UNTIL "POWER ON SEQUENCE"

EMERGING DISPLAY

TECHNOLOGIES CORPORATION

MODEL NO.	VERSION	PAGE
ET028013DMA	3	12


6. OPTICAL CHARACTERISTICS

 $Ta = 25 \, ^{\circ}C$

ITEM		SYMBOL	CONDI	TION	MIN.	TYP.	MAX.	UNIT	REMARK
	HOD	$\theta x+$		0- 00		80			
MENUNG ANGLE	HOR.	θх-	CENTER	θy=0°		80		4	NOTE (2)
VIEWING ANGLE	VER.	θу+	CR≥10	θx=0°		80		deg.	NOTE(3)
	VEK.	θу-		θX=0		80			
CONTRAST RATIO (CENTER)		CR			600	800		-	NOTE(3)
RESPONSE TIME	_	$T_R + T_F$				30	40	ms	NOTE (4)
	WHITE	Wx			0.25	0.30	0.35		
		Wy			0.26	0.31	0.36		
GOV OR	RED	Rx	$\theta x = 0^{\circ}$,	$\theta y = 0^{\circ}$	0.57	0.62	0.67	7	
COLOR CHROMATICITY		Ry	VDD-VSS	SD=2.8V	0.29	0.34	0.39		NOTE (5)
(CENTER)	GREEN	Gx	VCC-VSS		0.27	0.32	0.37		NOIE (3)
(======================================	OKEEN	Gy	ÎLED=		0.56	0.61	0.66)
	BLUE	Bx	NTSC	60%	0.10	0.15	0.20		
	BLUE	By		X		0.05	0.10 °		
THE BRIGHTNESS		5	Y .	450	500		cd/m²	NOTE (6)	
OF MODULE (CENTER)		. 10	•	430	300		Cu/III	NOIE (0)	
THE UNIFORMITY OF MODULE		O. T.		70	75		%	NOTE (7)	


NOTE (1): TEST CONDITION:

AFTER STABILIZING AND LEAVING THE PANEL ALONE AT A GIVEN TEMPERATURE FOR 30 MINUTES. MEASUREMENT SHOULD BE EXECUTED IN A STABLE, WINDLESS, AND DARK ROOM.



MODEL NO.	VERSION	PAGE
ET028013DMA	3	13

NOTE (2): DEFINITION OF VIEWING ANGLE:




Normal

NOTE (3): DEFINITION OF CONTRAST RATIO (CR):

MEASURED AT THE CENTER POINT OF MODULE

CONTRAST RATIO(CR) = $\frac{BRIGHTNESS}{Z}$ MEASURED WHEN LCD IS AT "WHITE STATE" BRIGHTNESS MEASURED WHEN LCD IS AT "BLACK STATE"

NOTE (4): DEFINITION OF RESPONSE TIME: T_R AND T_F THE FIGURE BELOW IS THE OUTPUT SIGNAL OF THE PHOTO DETECTOR.



NOTE (5): DEFINITION OF COLOR CHROMATICITY


(a)100% RGB PIXEL DATA TRANSMISSION WHEN ALL THE INPUT TERMINALS OF **MODULE**

ARE ELECTRICALLY POWERED ON.

(b)MEASURED AT THE CENTER POINT OF MODULE

NOTE (6): MEASURED THE BRIGHTNESS OF WHITE STATE AT CENTER POINT.

NOTE (7): (a) DEFINITION OF BRIGHTNESS UNIFORMITY




(b)THE BRIGHTNESS UNIFORMITY CALCULATING METHOD

UNIFORMITY: MINIMUM BRIGHTNESS MAXIMUM BRIGHTNESS


E M E R G I N G D I S P L A Y TECHNOLOGIES CORPORATION

MODEL NO. VERSION PAGE ET028013DMA 3 14




 MODEL NO.
 VERSION
 PAGE

 ET028013DMA
 3
 15



MODEL NO. VERSION PAGE ET028013DMA 3 16



MODEL NO.	VERSION	PAGE
ET028013DMA	3	17

10. INTERFACE SIGNALS

10.1 LCD MODULE CONNECTOR

PIN NO.	SYMBOL	I/O/P	FUNCTION
1	ID	0	MAKER'S IDENTIFICATION (MAY ESTABLISH "H", "L" OR "NC") IF THE CUSTOMER HAS MORE THAN TWO MAKERS WHO APPLIED DIFFERENT S/W, CAN USE THIS PIN TO DETECT THE CODE BY THE MPU AND DECIDE THE MAKER'S ID. MOST IMPORTANTLY, THE CUSTOMER MUST DESIGN THIS PIN ON THE MAIN BOARD AS WELL AND LEAVE IT OPEN AS NOT USED. NOTE: EDT MODULE'S SETTING IS"H".
2	VSSD	I	DIGITAL GROUND
3	VDD	I	DIGITAL IO PAD POWER SUPPLY
4	VSSA	I	ANALOG GROUND
5	VCC	I	ANALOG POWER SUPPLY
6	VSYNC	I	VERTICAL (FRAME) SYNCHRONIZING INPUT SIGNAL FOR RGB INTERFACE OPERATION. IF NOT USED, PLEASE FIX TO THE VDD OR VSSD.
7	HSYNC	I	HORIZONTAL (LINE) SYNCHRONIZING INPUT SIGNAL FOR RGB INTERFACE OPERATION. IF NOT USED, PLEASE FIX TO VDD OR VSSD.
8	ENABLE	1	DATA ENABLE SIGNAL FOR RGB INTERFACE OPERATION. IF NOT USED, PLEASE FIX THIS PIN AT VDD OR VSSD.
9	DOTCLK	I	DOT CLOCK SIGNAL FOR RGB INTERFACE OPERATION. IF NOT USED, PLEASE FIX THIS PIN AT VDD OR VSSD.
10	DCX	I	DISPLAY DATA/COMMAND SELECTION PIN IN PARALLEL INTERFACE. THIS PIN IS USED TO BE SERIAL INTERFACE CLOCK. DCX='1': DISPLAY DATA OR PARAMETER. DCX='0': COMMAND DATA. IF NOT USED, PLEASE FIX THIS PIN AT VDD OR VSSD.
11	RESX	I	THIS SIGNAL WILL RESET THE DEVICE AND IT MUST BE APPLIED TO PROPERLY INITIALIZE THE CHIPSIGNAL IS ACTIVE LOW.
12	SDA	I/O	WHEN IM3: LOW, SPI INTERFACE INPUT/OUTPUT PIN. WHEN IM3: HIGH, SPI INTERFACE INPUT PIN. THE DATA IS LATCHED ON THE RISING EDGE OF THE SCL SIGNAL. IF NOT USED, PLEASE FIX THIS PIN AT VDD OR VSSD LEVEL.
13	WRX	l l	WRITE ENABLE IN MCU PARALLEL INTERFACE. DISPLAY DATA/COMMAND SELECTION PIN IN 4-LINE SERIAL INTERFACE. SECOND DATA LANE IN 2 DATA LANE SERIAL INTERFACE. IF NOT USED, PLEASE FIX THIS PIN AT VDD OR VSSD.
14	RDX	I	READ ENABLE IN 8080 MCU PARALLEL INTERFACE. IF NOT USED, PLEASE FIX THIS PIN AT VDD OR VSSD.
15	CSX	I	CHIP SELECTION PIN LOW ENABLE. HIGH DISABLE.
16	TE	O	TEARING EFFECT OUTPUT, IF NOT USED, PLEASE OPEN THIS PIN.

MODEL NO. VERSION PAGE ET028013DMA 3 18


PIN NO.	SYMBOL	I/O/P	FUNCTION
17	D0	I/O	
18	D1	I/O	
19	D2	I/O	-DB[17:0] ARE USED AS MCU PARALLEL INTERFACE DATA BUS.
20	D3	I/O	8-BIT I/F: WHEN IM3:0, DB[7:0] ARE USED; WHEN IM3:1, DB[17:10]
21	D4	I/O	ARE USED.
22	D5	I/O	9-BIT I/F: WHEN IM3:0, DB[8:0] ARE USED; WHEN IM3:1, DB[17:9]
23	D6	I/O	ARE USED.
24	D7	I/O	16-BIT I/F: WHEN IM3:0, DB[15:0] ARE USED; WHEN IM3:1, DB[17:10 AND DB[8:1] ARE USED.
25	D8	I/O	18-BIT I/F: DB[17:0] ARE USED.
26	D9	I/O	10-DIT III. DD[17.0] ARE OBED.
27	D10	I/O	-DB[17:0] ARE USED AS RGB INTERFACE DATA BUS.
28	D11	I/O	6-BIT RGB I/F: DB[5:0] ARE USED.
29	D12	I/O	16-BIT RGB 1/F: DB[17:13], DB[11:1] ARE USED.
30	D13	I/O	18-BIT RGB I/F: DB[17:0] ARE USED.
31	D14	I/O	CONNECTED INHIGED DING TO THE VIGOR VEVEL
32	D15	I/O	-CONNECTED UNUSED PINS TO THE VSSD LEVEL.
33	D16	I/O	
34	D17	I/O	$\langle \mathcal{O}_{\lambda} \rangle$
35	SDO	0	SERIAL DATA OUTPUT. IF NOT USE, LET IT TO OPEN.
36	NC	NC	NO USE, LET IT OPEN
37	NC	NC	NO USE, LET IT OPEN
38	NC	NC	NO USE, LET IT OPEN
39	NC	NC	NO USE, LET IT OPEN
40	NC	NC	NO USE, LET IT OPEN
41	NC	NC	NO USE, LET IT OPEN
42	IM3	.42	SYSTEM INTERFACE SELECTS.
42	11V15	I	IM3 IM2 IM1 IM0 MPU INTERFACE MODE DATA PIN
			0 0 0 1 80-16BIT PARALLEL I/F DB[15:0]
43	IM2	I	0
			3-LINE 9BIT SERIAL I/F SDA: IN/OUT
			0 1 0 1 2 DATA LANE SERIAL I/F SDA: IN/OUT WRX: IN
44	IM1	I	0 1 1 0 4-LINE 8BIT SERIAL I/F SDA: IN/OUT
			0 0 0 80-16BIT PARALLEL I/F II DB[17:10], DB[8:1]
			1 0 0 1 80-8BIT PARALLEL I/F II DB[17:10]
			1 0 1 0 80-18BIT PARALLEL I/F II DB[17:0],
45	IM0	100	1 0 1 1 80-9BIT PARALLEL I/F II DB[17:9]
		.00	1 1 0 1 3-LINE 9BH SERIAL I/F II SDA: IN/SDO: OUT 1 1 1 0 4-LINE 8BIT SERIAL I/F II SDA: IN/SDO: OUT
		67	IF NOT USED, PLEASE FIX THIS PIN TO VDD OR VSSD LEVEL.
46	VLSS4(K4)	I	POWER SUPPLY FOR LED(-)
47	VLSS4(K4)	I	POWER SUPPLY FOR LED(-)
48	VLSS3(K3)	I	POWER SUPPLY FOR LED(-)
49	VLSS1(K1)	I	POWER SUPPLY FOR LED(-)
44	v Loom(INT)	1	IFOWER SUFFELT FUR LEDI-)

EMERGING	DISPLAY
TECHNOLOGIES	CORPORATION

MODEL NO. VERSION PAGE ET028013DMA 3 19

11. POWER SUPPLY

11.1 POWER SUPPLY FOR LCM



MODEL NO.	VERSION	PAGE
ET028013DMA	3	20

12. INSPECTION CRITERIA

12.1 APPLICATION

THIS INSPECTION STANDARD IS TO BE APPLIED TO THE LCD MODULE DELIVERED FROM EMERGING DISPLAY TECHNOLOGIES CORP.(E.D.T) TO CUSTOMERS


12.2 INSPECTION CONDITIONS


12.2.1 (1)OBSERVATION DISTANCE: 45±5cm

(2) VIEWING ANGLE: ±45°

±45° (FOR SECTION WITHIN VIEWING AREA), REFER TO FIG.A 90° (FOR SECTION OUTSIDE OF VIEWING AREA), REF TO FIG.B PERPENDICULAR TO MODULE SURFACE

VIEWING ANGLE SHOULD BE SMALLER THAN 45°





THE INSPECTION CRITERIA IS ACCORDING TO LINE OF SIGHT. INSPECTION SHALL BE MADE WITHIN THE HALF SECTION OF THE VIEWING CONE GENERATED BY LINE SEGMENT OF 45° WITH RESPECT TO THE VERTICAL AXIS FROM CENTER VERTEX OF LCD, THE FLUORESCENT LAMP AND THE CONE AXIS MUST BE PERPENDICULAR TO THE LCD SURFACE.

IF THE DEFECTS ARE OUTSIDE OF VIEWING AREA, IT SHALL BE INSPECTED BY 90° WITH RESPECT TO THE VERTICAL AXIS FROM EDGE OF VIEWING AREA.

12.2.2 ENVIRONMENT CONDITIONS

AMBIEN	25±5°C	
AMBI	$65 \pm 20\% RH$	
AMBIENT COSMETIC INSPECTION		600~800 lux
ILLUMINATION	FUNCTIONAL INSPECTION	300~500 lux
INSP	PECTION TIME	10 secs

12.2.3 INSPECTION LOT

QUANTITY PER DELIVERY LOT FOR EACH MODEL

12.2.4 INSPECTION METHOD

A SAMPLING INSPECTION SHALL BE MADE ACCORDING TO THE FOLLOWING PROVISIONS TO JUDGE THE ACCEPTABILITY

(a)APPLICABLE STANDARD:

ANSI/ ASQ Z1.4 NORMAL INSPECTION LEVEL II

(b)AQL: MAJOR DEFECT: AQL 0.65 MINOR DEFECT: AQL 1.0

MODEL NO.	VERSION	PAGE
ET028013DMA	3	21

12.3 INSPECTION STANDARDS

12.3.1 VISUAL DEFECTS CLASSIFICATION

TYPE OF DEFECT	INSPECTION ITEM	DEFECT FEATURE	AQL
	1.DISPLAY ON	DEFECT TO MISS SPECIFIED DISPLAY FUNCTION, FOR ALL AND SPECIFIED DOTS EX: DISCONNECTION, SHORT CIRCUIT ETC	
MAJOR DEFECT	2.BACKLIGHT	NO LIGHT FLICKERING AND OTHER ABNORMAL ILLUMINATION	0.65
	3.DIMENSIONS	SUBJECT TO INDIVIDUAL ACCEPTANCE SPECIFICATIONS	
MINOR DEFECT	1.DISPLAY ZONE 2.BEZEL ZONE	 BLACK/WHITE SPOT BUBBLES ON POLARIZER NEWTON RING BLACK/WHITE LINE SCRATCH CONTAMINATION LEVER COLOR SPREAD STAINS SCRATCHES FOREIGN MATTER INSUFFICIENT SOLDER SOLDERED IN INCORRECT 	1.0
	3.SOLDERING 4.DISPLAY ON (ALL ON)	 SOLDERED IN INCORRECT POSITION CONVEX SOLDERING SPOT SOLDER BALLS SOLDER SCRAPS LIGHT LINE 	
Chart.	DO TOX		

MODEL NO.	VERSION	PAGE
ET028013DMA	3	22

12.3.2 MODULE DEFECTS CLASSIFICATION

NO.	ITEM	CRI	ΓERIA
1	DISPLAY ON INSPECTION	(1)INCORRECT PATTERN (2)MISSING SEGMENT (3)DIM SEGMENT (4)OPERATING VOLTAGE BEYOND	SPEC
2	OVERALL DIMENSIONS	(1)OVERALL DIMENSION BEYOND	SPEC
3	DOT DEFECT	PANEL IS DISPLAYING UNDER B 3. DARK DOT : DOTS APPEAR DARK AND UNCH	ACCEPTABLE COUNT N≤1 N≤3 N≤3 OVER 1/2 OF WHOLE DOT IS DOT. BE VISIBLE THROUGH A 5% ND CHANGED IN SIZE IN WHICH LCD LACK PATTERN.
4	FOREIGN BLACK/WHITE/ BRIGHT LINE/ SCRATCH OF VIEWING AREA		PERMISSIBLE NO. IGNORE 3 NONE TS SHOULD BE MORE THAN 10mm
5	FOREIGN MATTER \ BLACK SPOTS \ WHITE SPOTS \ DENT (INCLUDING LIGHT LEAKAGE DUE TO POLARIZING PLATES PINHOLES, ETC.)		NUMBER OF PIECES PERMITTED IGNORE 3 NONE

 MODEL NO .
 VERSION
 PAGE

 ET028013DMA
 3
 23

NO.	ITEM		CRITERIA	
			AVERAGE DIAMETER (mm): D	NUMBER OF PIECES PERMITTED
			D ≤ 0.15	IGNORE
		BUBBLE ON THE	$0.15 < D \le 0.3$	N ≤ 3
		POLARIZER	0.15 < D = 0.5	NOTE
			D < 0.25	IGNORE
		SURFACE STAINS	$0.25 < D \le 0.35$	N ≤ 3
		/ DIRT/ DENT	0.35 < D	NONE
			D < 0.1	IGNORE
		CF FAIL / SPOT	$0.1 < D \le 0.3$	N ≤ 3
			0.3 < D	NONE
	/DIRT/CF FAIL /SURFACE STAINS	APPEARS (2)THE EXT OBSERV (3)THE DEF AS FOLI AVERAC (4)THE DIS	SHALL BE IGNORED IF TO SON THE OUTSIDE OF ACTRANEOUS SUBSTANCE IF THE MODULE FINITION OF AVERAGE DE LOWING. JED DIAMETER (D)=(a+b)/2 b TANCE BETWEEN DEFECTANCE BETWEEN DEFECTANCE AND A DEFEC	TIVE DISPLAY AREA. S DEFINED AS IT CAN B IS POWER ON. IAMETER, D IS DEFINED
7	LINE DEFECT ON DISPLAY	<i>Y</i>	Omm APART. L OR HORIZONTAL LINE	DEFECT IS NOT ALLOW
8	MURA ON DISPLAY	IT'S OK IF MURA IS	SLIGHT VISIBLE THROU	GH 5% ND FILTER
9	UNEVEN COLOR SPREAD, COLORATION	(1)TO BE DETERMINED BASED UPON THE STANDARD SAMPLE.		
10	BEZEL APPEARANCE	(1)BEZEL MAY NOT HAVE RUST, BE DEFORMED OR HAVE FINGER PRINTS STAINS HAVE OTHER CONTAMINATION. (2)BEZEL MUST COMPLY WITH JOB SPECIFICATIONS.		
11	PCB CATTERIOR	THE SEAL AREA THAN THREE PLA (2)NO OXIDATION ((3)PARTS ON PCB M CHARACTERISTIC THERE SHOULD I PARTS.	OR CONTAMINATION PCE IUST BE THE SAME AS ON C CHART. BE NO WRONG PARTS, MI THE PCB SHOULD CONFO	E SHOULD BE NO MORE B TERMINALS N THE PRODUCTION ESSING PARTS OR EXCE

MODEL NO. VERSION PAGE ET 0 2 8 0 1 3 D M A 3 24

NO. ITEM CRITERIA (1)NO SOLDERING FOUND ON THE SPECIFIED PLACE (2)INSUFFICIENT SOLDER (a)LSI, IC A POOR WETTING OF SOLDER IS BETWEEN LOWER BEND OR "HEEL" OF LEAD AND PAD SOLDER FILLET (b)CHIP COMPONENT · SOLDER IS LESS THAN 50% OF SIDES AND FRONT FACE WETTING SOLDER FILLET 1/2 SOLDER FILLET SOLDER WETS 3 SIDES OF TERMINAL, BUT LESS THAN 25% OF SIDES AND FRONT SURFACE AREA ARE COVERED SOLDER SOLDER WETS 3 SIDES OF TERMINAL, BUT LESS THAN 25% OF SIDES AND FRONT SURFACE AREA ARE COVERED SOLDER
12 SOLDERING SIDES AND FRONT SURFACE AREA ARE COVERED

EMERGING DISPLAY MODEL NO.

VERSION PAGE TECHNOLOGIES CORPORATION ET028013DMA 3 25

Г 1	E I U Z 8 U I 3 D M A 3 Z 3
NO. ITEM	CRITERIA
	(b)CHIP COMPONENT COMPONENT IS OFF CENTER, AND MORE THAN 50% OF THE LEADS IS OFF THE PAD OUTLINE
12 SOLDERING	
	 (4)NO UNMELTED SOLDER PASTE MAY BE PRESENT ON THE PCB. (5)NO COLD SOLDER JOINTS, MISSING SOLDER CONNECTIONS, OXIDATION OR ICICLE. (6)NO RESIDUE OR SOLDER BALLS ON PCB. (7)NO SHORT CIRCUITS IN COMPONENTS ON PCB.
13 BACKLIGHT	(1)NO LIGHT (2)FLICKERING AND OTHER ABNORMAL ILLUMINATION (3)SPOTS OR SCRATCHES THAT APPEAR WHEN LIT MUST BE JUDGED USING LCD SPOT, LINES AND CONTAMINATION STANDARDS. (4)BACKLIGHT DOESN'T LIGHT OR COLOR IS WRONG.
GENERAL APPEARANCE	 (1)NO OXIDATION, CONTAMINATION, CURVES OR, BENDS ON INTERFACE PIN (OLB) OF TCP. (2)NO CRACKS ON INTERFACE PIN (OLB) OF TCP. (3)NO CONTAMINATION, SOLDER RESIDUE OR SOLDER BALLS ON PRODUCT. (4)THE IC ON THE TCP MAY NOT BE DAMAGED, CIRCUITS. (5)THE UPPERMOST EDGE OF THE PROTECTIVE STRIP ON THE INTERFACE PIN MUST BE PRESENT OR LOOK AS IF IT CAUSE THE INTERFACE PIN TO SEVER. (6)THE RESIDUAL ROSIN OR TIN OIL OF SOLDERING (COMPONENT OR CHIP COMPONENT) IS NOT BURNED INTO BROWN OR BLACK COLOR. (7)SEALANT ON TOP OF THE ITO CIRCUIT HAS NOT HARDENED. (8)PIN TYPE MUST MATCH TYPE IN SPECIFICATION SHEET. (9)LCD PIN LOOSE OR MISSING PINS. (10)PRODUCT PACKAGING MUST THE SAME AS SPECIFIED ON PACKAGING SPECIFICATION SHEET. (11)PRODUCT DIMENSION AND STRUCTURE MUST CONFORM TO PRODUCT SPECIFICATION SHEET. (12)THE APPEARANCE OF HEAT SEAL SHOULD NOT ADMIT ANY

 MODEL NO.
 VERSION
 PAGE

 ET028013DMA
 3
 26

THE LCD WITH EXTENSIVE CRACK IS NOT ACCEPTABLE GENERAL GLASS CHIP:	NO.	ITEM		CRITERIA
Su2 VIEWING AREA SIAX			THE LCD WITH EXTENSIVE (CRACK IS NOT ACCEPTABLE
CORNER PART: $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			GENERAL GLASS CHIP:	$ \begin{array}{ c c c c }\hline a & b & c \\\hline & \leq t/2 & < VIEWING AREA & \leq 1/8X \\\hline & t/2>, \leq 2t & \leq W/2 & \leq 1/8X \\\hline *W=DISTANCE BETWEEN \\ SEALANT AREA AND LCD \\ PANEL EDGE \\ X = LCD SIDE LENGTH \\\hline $
t =GLASS THICKNESS a b c ≤t ≤1/8X ≤L *X=LCD SIDE WIDTH t = GLASS THICKNESS L=ELECTRODE PAD LENGTH ① IF GLASS CHIPPING THE ITO TERMINAL OVER 2/3 OF THE ITO MUST REMAIN AND BE, INSPECTED ACCORDING TO ELECTRODE TERMINAL	15	CRACKED GLASS	b a a	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
			c a	t =GLASS THICKNESS a b c ≤t ≤1/8X ≤L *X=LCD SIDE WIDTH t = GLASS THICKNESS L=ELECTRODE PAD LENGTH ①IF GLASS CHIPPING THE ITO TERMINAL, OVER 2/3 OF THE ITO MUST REMAIN AND BE, INSPECTED ACCORDING TO ELECTRODE TERMINAL

E M E R G I N G D I S P L A Y TECHNOLOGIES CORPORATION

MODEL NO.	VERSION	PAGE
ET028013DMA	3	27

13. RELIABILITY TEST

13.1 STANDARD SPECIFICATIONS FOR RELIABILITY OF LCD MODULE

NO.	ITEM	DESCRIPTION
1	HIGH TEMPERATURE OPERATION	THE SAMPLE SHOULD BE ALLOWED TO STAND AT +70°C FOR 240 hrs
2	LOW TEMPERATURE OPERATION	THE SAMPLE SHOULD BE ALLOWED TO STAND AT -20°C FOR 240 hrs
3	HIGH TEMPERATURE STORAGE	THE SAMPLE SHOULD BE ALLOWED TO STAND AT +80°c FOR 240 hrs
4	LOW TEMPERATURE STORAGE	THE SAMPLE SHOULD BE ALLOWED TO STAND AT -30°C FOR 240 hrs
5	HIGH TEMPERATURE / HIGH HUMIDITY STORAGE	THE SAMPLE SHOULD BE ALLOWED TO STAND AT 60°C, 90% RH 240 hrs
6	THERMAL SHOCK (NOT OPERATED)	THE SAMPLE SHOULD BE ALLOWED TO STAND THE FOLLOWING 10 CYCLES OF OPERATION: -30°C -30°C -30°C -30°C -30°C
7	ESD (ELECTROSTATIC DISCHARGE) (NOT OPERATED)	AIR DISCHARGE ± 12KV CONTACT DISCHARGE ± 8KV ACCORDING TO IEC-61000-4-2

NOTE (1): THE TEST SAMPLES HAVE RECOVERY TIME FOR 2 HOURS AT ROOM TEMPERATURE BEFORE THE FUNCTION CHECK. IN THE STANDARD CONDITIONS, THERE IS NO DISPLAY FUNCTION NG ISSUE OCCURRED.

13.2 TESTING CONDITIONS AND INSPECTION CRITERIA

FOR THE FINAL TEST THE TESTING SAMPLE MUST BE STORED AT ROOM EMPERATURE FOR 24 HOURS, AFTER THE TESTS LISTED IN TABLE 13.1, STANDARD SPECIFICATIONS FOR RELIABILITY HAVE BEEN EXECUTED IN ORDER TO ENSURE STABILITY.

NO.	ITEM	TEST MODEL	INSPECTION CRITERIA
1	CURRENT CONSUMPTION	REFER TO SPECIFICATION	THE CURRENT CONSUMPTION SHOULD CONFORM TO THE PRODUCT SPECIFICATION.
2	CONTRAST	REFER TO SPECIFICATION	AFTER THE TESTS HAVE BEEN EXECUTED, THE CONTRAST MUST BE LARGER THAN HALF OF ITS INITIAL VALUE PRIOR TO THE TESTS.
3	APPEARANCE	VISUAL INSPECTION	DEFECT FREE

MODEL NO.	VERSION	PAGE
ET028013DMA	3	28


14. CAUTION

14.1 OPERATION

- 14.1.1 DO NOT CONNECT OR DISCONNECT MODULES TO OR FROM THE MAIN SYSTEM WHILE POWER IS BEING SUPPLIED.
- 14.1.2 USE THE MODULE WITHIN SPECIFIED TEMPERATURE; LOWER TEMPERATURE CAUSES THE RETARDATION OF BLINKING SPEED OF THE DISPLAY; HIGHER TEMPERATURE MAKES OVERALL DISPLAY DISCOLOR. WHEN THE TEMPERATURE RETURNS TO NORMALITY, THE DISPLAY WILL OPERATE NORMALLY.
- 14.1.3 ADJUST THE LC DRIVING VOLTAGE TO OBTAIN THE OPTIMUM CONTRAST .
- 14.1.4 POWER ON SEQUENCE INPUT SIGNALS SHOULD NOT BE SUPPLIED TO LCD MODULE BEFORE POWER SUPPLY VOLTAGE IS APPLIED AND REACHES THE SPECIFIED VALUE (5±0.25V).

 IF ABOVE SEQUENCE IS NOT FOLLOWED, CMOS LSIS OF LCD MODULES MAY BE DAMAGED DUE TO LATCH UP PROBLEM.
- 14.1.5 NOT ALLOWED TO INFLICT ANY EXTERNAL STRESS AND TO CAUSE ANY MECHANICAL INTERFERENCE ON THE BENDING AREA OF FPC DURING THE TAIL BENDING BACKWARDS!

 DO NOT STRESS FPC AND IC ON THE MODULE!



MODEL NO.	VERSION	PAGE
ET028013DMA	3	29

14.2 NOTICE

- 14.2.1 USE A GROUNDED SOLDERING IRON WHEN SOLDERING CONNECTOR I/O TERMINALS. FOR SOLDERING OR REPAIRING, TAKE PRECAUTION AGAINST THE TEMPERATURE OF THE SOLDERING IRON AND THE SOLDERING TIME TO PREVENT PEELING OFF THE THROUGH-HOLE-PAD.
- 14.2.2 DO NOT DISASSEMBLE . EDT SHALL NOT BE HELD RESPONSIBLE IF THE MODULE IS DISASSEMBLED AND UPON THE REASSEMBLY THE MODULE FAILED .
- 14.2.3 DO NOT CHARGE STATIC ELECTRICITY, AS THE CIRCUIT OF THIS MODULE CONTAINS CMOS LSIS. A WORKMAN'S BODY SHOULD ALWAYS BE STATIC-PROTECTED BY USE OF AN ESD STRAP. WORKING CLOTHES FOR SUCH PERSONNEL SHOULD BE OF STATIC-PROTECTED MATERIAL.
- 14.2.4 ALWAYS GROUND THE ELECTRICALLY-POWERED DRIVER BEFORE USING IT TO INSTALL THE LCD MODULE. WHILE CLEANING THE WORK STATION BY VACUUM CLEANER, DO NOT BRING THE SUCKING MOUTH NEAR THE MODULE; STATIC ELECTRICITY OF THE ELECTRICALLY-POWERED DRIVER OR THE VACUUM CLEANER MAY DESTROY THE MODULE.
- 14.2.5 DON'T GIVE EXTERNAL SHOCK.
- 14.2.6 DON'T APPLY EXCESSIVE FORCE ON THE SURFACE.
- 14.2.7 LIQUID IN LCD IS HAZARDOUS SUBSTANCE. MUST NOT LICK AND SWALLOW. WHEN THE LIQUID IS ATTACHED TO YOUR, SKIN, CLOTHS ETC. WASH IT OUT THOROUGHLY AND IMMEDIATELY.
- 14.2.8 DON'T OPERATE IT ABOVE THE ABSOLUTE MAXIMUM RATING.
- 14.2.9 STORAGE IN A CLEAN ENVIRONMENT, FREE FROM DUST, ACTIVE GAS, AND SOLVENT.
- 14.2.10 STORE WITHOUT ANY PHYSICAL LOAD.
- 14.2.11 REWIRING : NO MORE THAN 3 TIMES.