

Specification For HINK 1.5" EPD File Name **Module Number** HINK-E0154A89 Version A0 **Page Number** 1 of 33

JIANGXI XINGTAI TECHNOLOGY CO., LTD.

Specification For HINK 1.5''EPD

Model NO.: HINK-E0154A89

Product VER:A0

Customer Approval

Customer	
Approval By	
Date Of Approval	

It will be agreed by the receiver, if not sign back the Specification within 15days.

Prepared By	Checked By	Approval By
Daisy Zhu	Yufeng Zhou	Mike Hu



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	2 of 33

Version	Content	Date	Producer
A0	New release	2022/1/20	Daisy Zhu



HOLITECH JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name			HINK-E0154A89
Version	A0	Page Number	3 of 33
	CONTENTS		
1 General D	Description		4
2 Features			4
3 Applicatio	on		4
4 Mechanica	al Specification		4
5 Mechanic	al Drawing of EPD Module		5
6 Input/Outp	out Terminals		6
7 MCU Inte	erface		7
7.1 MCU	Interface Selection		7
7.2 MCU	Serial Peripheral Interface (4-wire SPI)		7
7.3 MCU 3	Serial Peripheral Interface (3-wire SPI)		9
8 Temperatur	re sensor operation		11
9 COMMAN	ND TABLE		
10 Reference	e Circuit		
11 Absolute	Maximum Rating		
12 DC Chara	acteristics		
13 Serial Per	ipheral Interface Timing		
14 Power Co	onsumption		
15 Typical C	Derating Sequence		
15.1 Nor	mal Operation Flow		
16 Optical C	Characteristics		
16.1 Spe	ecifications		
16.2 Def	finition Of Contrast Ratio		
16.3 Reflection Ratio			
17 Handing Safety And Environment Requirements			
18 Reliability Test			
19 Block Diagram			
20 PartA/Pa	20 PartA/PartB specification		
21 Point And	d Line Standard		
22 Barcode	22 Barcode		
23 Packing			



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	4 of 33

1. General Description

HINK-E0154A89 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 1.5" active area contains 200×200 pixels, and has 1-bit B/W/Y full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM.LUT, VCOM and border are supplied with each panel.

2. Features

- 200×200 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor

3. Application

Electronic Shelf Label System


4. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.5	Inch	
Display Resolution	200(H)×200(V)	Pixel	Dpi:188
Active Area	27.00 (H)×27.00 (V)	mm	
Pixel Pitch	0.135×0.135	mm	
Pixel Configuration	Square		
Outline Dimension	37.32(H)×31.80(V) ×0.9(D)	mm	Without masking film
Weight	2.1±0.5	g	



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	5 of 33

5. Mechanical Drawing of EPD module





合力泰 江西兴泰科技有限公司 HOLITECH JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	6 of 33

6. Input/Output Terminals

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins e	Keep Open
5	VSH2	This pin is Positive Source driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 6-5
9	BUSY	Busy state output pin	Note 6-4
10	RES #	Reset	Note 6-3
11	D/C #	Data /Command control pin	Note 6-2
12	CS #	Chip Select input pin	Note 6-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	This pin is Positive Source driving voltage	
21	VGH	This pin is Positive Gate driving voltage	
22	VSL	This pin is Negative Source driving voltage	
23	VGL	This pin is Negative Gate driving voltage	
24	VCOM	These pins are VCOM driving voltage	



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	7 of 33

Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH,

the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 6-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be

interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the

driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

7. MCU Interface

7.1 MCU interface selection

The HINK-E0154A89 can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

Table 7-1. Web methace selection	
BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) - 9 bits SPI

Table 7-1: MCU interface selection

7.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#, The control pins status in 4-wire SPI in writing command/data is shown in Table 7-2 and the write procedure 4-wire SPI is shown in Figue 7-2.

Table 7-2 : Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

Note:

(1) L is connected to V_{SS} and H is connected to V_{DDIO}

(2) \uparrow stands for rising edge of signal



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	8 of 33

In the write mode, SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 7-2: Write procedure in 4-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 7-2: Read procedure in 4-wire SPI mode



JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	9 of 33

7.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

Table 7-3 : Control pins status of 3-wire SPI

Note:

(1)L is connected to V_{SS} and H is connected to V_{DDIO}

(2)↑ stands for rising edge of signal

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. shows the write procedure in 3-wire SPI




Figure 7-3: Write procedure in 3-wire SPI mode



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	10 of 33

In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.

2. D/C#=0 is shifted thru SDA with one rising edge of SCL

- 3. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C#=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 7-3: Read procedure in 3-wire SPI mode



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	11 of 33

8. Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command 0x1A with the HEX temperature value to the module thru the SPI interface.

The temperature value to HEX conversion is as follow:

1. If the Temperature value MSByte bit D11 = 0, then

The temperature is positive and value (DegC) = + (Temperature value) / 16

2. If the Temperature value MSByte bit D11 = 1, then

The temperature is negative and value (DegC) = \sim (2's complement of Temperature value) / 16

Table 8-1 : Example of 12-bit binary temperature settings for temperature ranges

12-bit binary (2's complement)	Hexadecimal Value	TR Value [DegC]
0111 1111 1111	7FF	128
0111 1111 1111	7FF	127.9
0110 0100 0000	640	100
0101 0000 0000	500	80
0100 1011 0000	4B0	75
0011 0010 0000	320	50
0001 1001 0000	190	25
0000 0000 0100	004	0.25
0000 0000 0000	000	0
1111 1111 1100	FFC	-0.25
1110 0111 0000	E70	-25
1100 1001 0000	C90	-55



合力泰 江西兴泰科技有限公司 HOLITECH JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	12 of 33

9. COMMAND TABLE

R/W #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver	Gate setting
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Output control	A[8:0] = C7h [POR], 200 MUX MUX Gate lines setting as ($A[8:0] + 1$).
0	1		0	0	0	0	0	0	0	A8		B[2:0] = 000 [POR]. Gate scanning sequence and direction
0	1		0	0	0	0	0	B2	B1	B0		 B[2]: GD Selects the 1st output Gate GD=0 [POR], G0 is the 1st gate output channel, gate output sequence is G0,G1, G2, G3, GD=1, G1 is the 1st gate output channel, gate output sequence is
												G1, G0, G3, G2, B[1]: SM Change scanning order of gate driver. SM=0 [POR], G0, G1, G2, G3G199 SM=1, G0, G2, G4G198, G1, G3,G199
												B[0]: TB TB = 0 [POR], scan from G0 to G199 TB = 1, scan from G199 to G0.
0	0	03	0	0	0	0	0	0	1	1	Gate	Set Cate driving uploan
0	1		0	0	0	A4	A3	A2	A1	A0	Driving voltage Control	Set Gate driving voltage A[4:0] = 00h [POR] VGH setting for 20V = 00h [POR] and 17h
0	0	04	0	0	0	0	0	1	0	0		
0	1	04	0 A7	A6	A5	A4	A3	A2	A1	A0	Source	Set Source driving voltage A[7:0] = 41h [POR], VSH1 at 15V
0	1		B7	B6	B5	B4	B3	B2	B1	B0	Driving voltage	B[7:0] = A8h [POR], VSH2 at 5V.
0	1		C7	C6	C5	C4	C3	C2	C1	C0	Control	C[7:0] = 32h [POR], VSL at -15V Remark: VSH1>=VSH2
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control: A[1:0] : Description
0	1		0	0	0	0	0	0	Al	A0	mode	00 Normal Mode [POR] 01 Enter Deep Sleep Mode 1 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0	11	0			1		0	0	1	Deta Entra	Define lete entre commence
0	0	11	0	0	0	1 0	0	0	0	1	Data Entry mode	Define data entry sequence A[2:0] = 011 [POR]
0	1		0	0	0	0	0	A2	A1	A0	setting	A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X increment, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.



	File Na	ame		S	pecific	ation	For H	INK 1.	5'' EF	D	Mod	ile Number HINK-E0154A89		89
	Versi	ion					A0				Pa	ge Number	13 of 33	
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command		Description	
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands default values except I During operation, BUS Note: RAM are unaffe	R10h-Deep Sleep M SY pad will output	1ode high.
		l	l		l	l						Note. KAM are unaffe	ected by this comma	
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Updat The Display Update Se BUSY pad will outp should not interrupt th panel images.	equence Option is le put high during o	peration. Use
0	0	21	0	0	1	1	0	0	0	1	Display	RAM content option f	for Display Update	
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Update	A[7:0] = 00h [POR]	1 5 1	
0	1		11,	110	110		115	112		110	Control 1	B[7:0] = 00h [POR] A[7:4] Red RAM option	ion	
												0000 Normal		
												0100 Bypass R	RAM content as 0	
												1000 Inverse R	RAM content	
			B7	0	0	0	0	0	0	0		A[3:0] BW RAM optic	on	
												0000 Normal	-	
												0100 Bypass R	AM content as 0	
												1000 Inverse R	RAM content	
		1	1		1	1								
0	0	22	0	0	1	0	0	0	1	0	Display	Display Update Seque	ence Option:	
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Update Control 2	Enable the stage for M A[7:0] = FFh (POR)	laster Activation	
												Operating sequence		Parameter (in Hex)
												Enable clock signal		80
												Disable clock signal		01
												Enable clock signal		C0
												 →Enable Analog Disable Analog →Disable clock sign 	nal	03
												Enable clock signal →Load LUT with D →Disable clock sign		91
												Enable clock signal →Load LUT with D →Disable clock sign		99
												Enable clock signal →Load temperature →Load LUT with D →Disable clock sign	ISPLAY Mode 1	B1
												Enable clock signal → Load temperature → Load LUT with D → Disable clock sign	value DISPLAY Mode 2	В9
												Enable clock signal → Enable Analog → Display with DISI → Disable Analog → Disable OSC		C7
												Enable clock signal → Enable Analog → Display with DISI → Disable Analog	PLAY Mode 2	CF



	File N	lame		S	pecifi	cation	For H	INK 1.	5'' EF	P D	Modu	ıle Number	HINK-E0154A	89
	Vers	ion					A0				Pag	je Number	14 of 33	
												→ Disable Anal → Disable OSC Enable clock si → Enable Anale → Load temperate	gnal og ature value ith DISPLAY Mode 1 og gnal og ature value ith DISPLAY Mode 2 og	F7 FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24		RAM(BW) = 1	
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	RED RAM until pointers will adva For Red pixel: Content of Write	RAM(RED) = 1 el [Black or White]:	
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	defined in 29h be The sensed VCO The command rea Refer to Register	nsing conditions and ho fore reading VCOM va M voltage is stored in re quired CLKEN=1 and A 0x22 for detail. utput high during opera	lue. egister MALOGEN=1
0	0	29	0 0	0	1 0	0 0	1 A3	0 A2	0 A1	1 A0	VCOM Sense Duration	and reading acqu $A[3:0] = 9h$, dura	tween entering VCOM ired. tion = $10s$. ation = $(A[3:0]+1)$ sec	I sensing mod
0	0	2A	0	0	1	0	1	0	1	1	Program VCOM OTP	Refer to Register	quired CLKEN=1.	tion.
0 0 0	0 1 1	2B	0 0 0	0 0 1	1 0 1	0 0 0	1 0 0	0 1 0	1 0 1	1 0 1	Write Register for VCOM Control		used to reduce glitch w bytes D04h and D63h s	
0	0	2c	0 A7	0 A6	1 A5	0 A4	1 A3	1 A2	0 A1	0 A0	Write VCOM register	Write VCOM reg A[7:0] = 00h [PC	ister from MCU interfa PR]	ce

合力泰 江西兴泰科技有限公司

I	File Na	ame		S	pecific	cation	For H	INK 1.	5'' EF	D	Modu	Module Number HINK-E0154A89				
	Versi	ion					A0				Pag	Page Number15 of 33				
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	0	2D	0	0	1	0	1	1	0	1	OTP	Read Register for				
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Register Read for		0]: VCOM OTP Selection nmand 0x37, Byte A)			
1	1		B7	B6	B5	B4	В3	B2	B1	B0	Display	B[7:0]: VCOM R	egister			
1	1		C7	C6	C5	C4	C3	C2	C1	C0	Option	(Command 0x2C) C[7:0]~G[7:0]: D				
1	1		D7	D6	D5	D4	D3	D2	D1	D0		(Command 0x37,	Byte B to Byte F)			
1	1		E7	E6	E5	E4	E3	E2	E1	E0	1	[5 bytes] H[7:0]~K[7:0]: Waveform Version (Command 0x37, Byte G to Byte J) [4 bytes]				
1	1		F7	F6	F5	F4	F3	F2	F1	F0						
1	1		G7	G6	G5	G4	G3	G2	G1	G0						
1	1		H7	H6	H5	H4	Н3	H2	H1	H0						
1	1		I7	I6	I5	I4	I3	I2	I1	I0						
1	1		J7	J6	J5	J4	J3	J2	J1	JO						
1	1		K7	K6	K5	K4	K3	K2	K1	K0						
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	D Read 10 Byte User ID stored in OTP: A[7:0]]~J[7:0]: UserID (R38, Byte A and Byte J) [10 bytes]				
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Keau					
1	1		B7	B6	B5	B4	В3	B2	B1	B0						
1	1		C7	C6	C5	C4	C3	C2	C1	C0						
1	1		D7	D6	D5	D4	D3	D2	D1	D0						
1	1		E7	E6	E5	E4	E3	E2	E1	E0						
1	1		F7	F6	F5	F4	F3	F2	F1	F0						
1	1		G7	G6	G5	G4	G3	G2	G1	G0						
1	1		H7	H6	H5	H4	Н3	H2	H1	H0						
1	1		I7	I6	15	I4	I3	I2	I1	10						
	1		J7	J6	J5	J4	J3	J2	J1	JO]					



	File Na	ame		Sp	pecific	ation	For HI	NK 1.	5'' EP	D.	Modu	dule Number HINK-E0154A89			
	Versi	ion					A0				Pag	je Number	16 of 33		
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command		Description		
0	0	38	0	0	1	1	1	0	0	0	Write	Write Register for	r User ID		
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Register for User	A[7:0]]~J[7:0]: U	[serID [10 bytes] -J[7:0] can be stored in OTP		
0	1		B7	B6	B5	B4	B3	B2	B1	B0	ID	Keinarks. A[7.0]^	J[7.0] call be stored in OTF		
0	1		C7	C6	C5	C4	C3	C2	Cl	C0					
0	1		D7	D6	D5	D4	D3	D2	D1	D0					
0	1		E7	E6	E5	E4	E3	E2	El	E0					
0	1		F7	F6	F5	F4	F3	F2	F1	F0					
0	1		G7	G6	G5	G4	G3	G2	G1	G0					
0	1		H7	H6	H5	H4	H3	H2	H1	H0					
0	1		I7	16	15	I4	I3	I2	I1	IO					
0	1		J7	J6	J5	J4	J3	J2	J1	JO					
	I					I	-	I	I	-		1			
0	0	3C	0	0	1	1	1	1	0	0	Border		t border waveform for VBD		
0	1		A7	A6	A5	A4	0	A2	A1	A0	Waveform Control		COh [POR], set VBD as HIZ. [7:6] :Select VBD option		
											Control	A[7:6]	Select VBD option Select VBD as		
													GS Transition, Defined	in	
												00	A[2] and A[1:0]		
												01	Fix Level, Defined in		
												10 A[5:4]			
												10 VCOM 11[POR] HiZ			
												A [5:4] Fix Level			
												A[5:4]	VBD level		
												00	VSS		
												01	VSH1		
												10	VSL		
												11	VSH2		
												A[2] GS Transitio	on control		
												A[2]	GS Transition control	l	
												00	Follow LUT (Output VCOM @ REI	D)	
												1	Follow LUT		
													ition setting for VBD		
												A[1:0]	VBD Transition		
												00	LUT0		
												11	LUT1		
													10 LUT2		
												11	LUT3		
R/W #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description			
0	0	44	0	1	0	0	0	1	0	0	Set RAM	Specify the start/e	end positions of the window add	lress in	
0	1		0	0	A5	A4	A3	A2	Al	A0	X - address Start / End	the X direction by	an address unit for RAM , XStart, POR = 00h		
0	1		0	0	В5	B4	B3	B2	B1	В0	position	B[5:0]: XEA[5:0]	, XStart, POR = $00n$, XEnd, POR = $15h$		
				-	-		-				*				



JIANGXI XINGTAI TECHNOLOGY CO., LTD.

	File Na	ame		Sp	pecific	cation	For H	NK 1.	5'' EF	D	Mo	lule Number	HINK-E0154A89				
	Versi	on					A0				Pa	ige Number	17 of 33				
0	0	45	0	1	0	0	0	1	0	1	Set Ran	1 5 1					
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Y- address Start / En		direction by an address unit for RAM]: YSA[8:0], YStart, POR = 000h				
0	1		0	0	0	0	0	0	0	A8	position		B[8:0]: YEA[8:0], YEnd, POR = 127h				
0	1		B7	B6	B5	B4	В3	B2	B1	B0							
0	1		0	0	0	0	0	0	0	B8							
							•				•						
0	0	4E	0	1	0	0	1	1	1	0	Set RAM		ngs for the RAM X address in the	ie			
0	1		0	0	A5	A4	A3	A2	A1	A0	X address counter	address counter (A[5:0]: 00h [POI	/				
												<u> </u>					
0	0	4F	0	1	0	0	1	1	1	1	Set RAM		ngs for the RAM Y address in the	e			
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Y address counter	address counter (A[8:0]: 000h [PC	/				
0	1		0	0	0	0	0	0	0	A8	1						




JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	18 of 33

10.Reference Circuit


CON1

24Pin











Part Name	Value /requirement/Reference Part
C1—C9	1uF/0603;X5R/X7R;Voltage Rating: 25V
C10	1uF/0603;X7R;Voltage Rating: 25V
D1D3	MBR0530
	1) Reverse DC voltage≥30V
	2) Forward current≥500mA
	3)Forward voltage≤430mV
R2	2.2 Ω/0603: 1% variation
Q1	NMOS:Si1304BDL/NX3008NBK
	1) Drain-Source breakdown voltage $\geq 30V$
	2) Vgs (th) =0.9 (Typ), 1.3V (Max)
	3) Rds on $\leq 2.1 \Omega$ @ Vgs=2.5V
L1	47uH/CDRH2D18、LDNP-470NC
	Maximum DC current~420mA
	Maximum DC resistance~650m Ω
CON24Pin	0.5mm ZIF Socket 24Pins,0.5mm pitch



JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	20 of 33

11. ABSOLUTE MAXIMUM RATING

Table 11-1: Maximum Ratings

Symbol	Parameter	Rating	Unit	Humidity	Unit	Note
V _{CI}	Logic supply voltage	-0.5 to +6.0	V	-	-	
T _{OPR}	Operation temperature range	0 to 30	°C	45 to70	%	Note 11-1
Tttg	Transportation temperature range	-25 to 60	°C	45 to70	%	Note11-2
Tstg	Storage condition	0 to 30	°C	45 to70	%	Maximum storage time: 5 years

Note 11-1: Normal use is recommended to refresh every 24 hours. The recommend operation temperature should be kept $+10 \degree$ C to $30\degree$ C.

Note11-2: Tttg is the transportation condition, the transport time is within 10 days for $-25^{\circ}C \sim 0^{\circ}C$ or $30^{\circ}C \sim 60^{\circ}C$. Note 11-3: When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months. We suggest that the full black and full white picture could be added to clear the screen after the module is refreshed for a long time, the display effect would be better.

12.DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, T_{OPR} =25°C.

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCI	VCI operation voltage	-	VCI	2.5	3	3.7	V
VIH	High level input voltage	-	SDA, SCL, CS#,	0.8VDDIO	-	-	V
VIL	Low level input voltage	-	D/C#, RES#, BS1	-	-	0.2VDDIO	V
VOH	High level output voltage	IOH = -100uA	BUSY,	0.9VDDIO	-	-	V
VOL	Low level output voltage	IOL = 100uA			-	0.1VDDIO	V
Iupdate	Module operating current		-	-	2	-	mA
Isleep	Deep sleep mode	VCI=3.3V	-	-	-	3	uA

Table 12-1: DC Characteristics

The Typical power consumption is measured using associated 25°C waveform with following


pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 12-1)

- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by XingTai.

- Vcom value will be OTP before in factory or present on the label sticker.

Note 12-1

The Typical power consumption









JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	21 of 33

13. Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.5V to 3.7V, $T_{\text{OPR}}\text{=}25^\circ\!\text{C}$

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

eau moue					
Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 13-1 : SPI timing diagram

14.Power Consumption

Parameter	Symbol	Conditions	ТҮР	Max	Unit	Remark
Panel power consumption during update	-	25°C	-	100	mAs	-
Deep sleep mode	-	25°C	-	3	uA	-




JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	22 of 33

mAs=update average current×update time

15. Typical Operating Sequence

15.1 Normal Operation Flow





JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	23 of 33

16. Optical characteristics

16.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

						T=25±3℃, V	VCI=3.0V
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 16-1
CR	Contrast Ratio	-	10	15	-		-
	Black State L* value	-		12	15		Note 16-1
KS	Black State b* value	-		0	3		Note 16-1
WS	White State L* value	-	66	67			Note 16-1
VC	Yellow State L* value	Yellow	50	53			Note 16-1
YS	Yellow State b* value	Yellow	57	62	-		Note 16-1
Tupdate_YS	Update time	Yellow	-	40	-	sec	


WS : White state, KS : Black State, YS: Yellow State Note 16-1 : Luminance meter : i - One Pro Spectrophotometer



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	24 of 33

16.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)() :





16.3 Reflection Ratio

The reflection ratio is expressed as :

 $R = Reflectance Factor_{white board}$ x (L center / L white board)

L _{center} is the luminance measured at center in a white area (R=G=B=1). L _{white board} is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.





File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	25 of 33

17. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode

electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged . Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.

(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)

(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.

(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

	Data sheet status
Product specification	The data sheet contains final product specifications.

JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	26 of 33

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

合力泰

HOLITECH

Product Environmental certification

ROHS

REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.



JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	27 of 33

18. Reliability test

18.1 Reliability test items

	TEST	CONDITION	REMARK
1	High-Temperature Operation	T=40°C, RH=35%RH, For 240Hr	
2	Low-Temperature Operation	$T = 0 \degree C$ for 240 hrs	
3	High-Temperature Storage	T=50°C RH=35%RH For 240Hr	Test in white pattern
4	Low-Temperature Storage	T = -25 °C for 240 hrs Test in white pattern	Test in white pattern
5	High Temperature, High- Humidity Operation	T=40°C,RH=90%RH, For 168Hr	
6	High Temperature, High- Humidity Storage	T=50°C,RH=80%RH,For 240Hr	Test in white pattern
7	Temperature Cycle	-25°C(30min)~60°C(30min),50 Cycle	Test in white pattern
8	Package Vibration	1.04G,Frequency : 20~200Hz Direction : X,Y,Z Duration: 30 minutes in each direction	Full packed for shipment
9	Package Drop Impact	Drop from height of 100 cm on Concrete surface Drop sequence: 1 corner, 3edges, 6face One drop for each.	Full packed for shipment
10	UV exposure Resistance	765 W/m ² for 168hrs,40 °C	
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF	

Actual EMC level to be measured on customer application.

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black/white/red pattern , hold time is 150S.

Note3: The function, appearance ,opticals should meet the requirements of the test before and after the test.

Note4: Keep testing after 2 hours placing at 20°C-25°C.

18.2 Product life time

The EPD Module is designed for a 5-year life-time with 25 $^{\circ}$ C/60%RH operation assumption. Reliability estimation testing with accelerated life-time theory would be demonstrated to provide confidence of EPD lifetime.

18.3 Product warranty


Warranty conditions have to be negotiated between Xingtai and individual customers. Xingtai provides 12+1(one month delivery time) months warranty for all products which are purchased from Xingtai.




JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	28 of 33

19. Block Diagram



20.PartA/PartB specification



Page 28 of 33



JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	29 of 33

21. Point and line standard

	Ship	ment Inspect	ion Standard			
	Equipme	ent: Electrical test	t fixture, Point gau	ge		
Outline dimension	37.32(H)×31.80(V) ×0.9(D)	Unit: mm	Part-A	Active area	Part-B	Border area
	Temperature	Humidity	Illuminance	Distance	Time	Angle
Environment	19℃~25℃	55%±5%RH	800~1300Lux	300 mm	35Sec	
Defect type	Inspection method	Standard		Part-A	A	Part-B
_	D≤0.25 mm		Ignor	e	Ignore	
Spot	Electric Display	0.25 mm<	D≤0.4 mm	N≪4		Ignore
		D>0.4 mm		Not Allow		Ignore
Display unwork	Electric Display	Not Allow		Not Allow		Ignore
Display error	Electric Display	Not Allow		Not Allow		Ignore
		L≤2 mm,V	$W{\leqslant}0.2$ mm	Ignore		Ignore
Scratch or line defect(include dirt)	Visual/Film card		0mm,0.2 <w≤ mm,</w≤ 	N≤2	2	Ignore
		L>5 mm,V	W>0.3 mm	Not Allow		Ignore
		D≤0	0.2mm	Ignor	e	Ignore
PS Bubble	Visual/Film card	0.2mm≤D≤0	0.35mm & N≪4	N≤4	ļ	Ignore
		D>0.	.35 mm	Not Allow		Ignore
		$X \leqslant 5$ mm, $Y \leqslant$	0.5mm, Do not affe	ect the electrod	e circuit, I	gnore
Side Fragment	Visual/Film card					
Doment	1.0	Cannot be defect &	failure cause by ap	opearance defect	ct;	
Remark		2.Cannot be larger	size cause by appe	earance defect;		
		L=long W=wid	le D=point size	N=Defects NO		



File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	30 of 33

Note21-1 : OQC inspection: One-time sampling plan for GB/T 2828.1-2012 , Inspection Level II, CR: AC/Re=0/1, MA=0.4, MI=0.65.

Note 21-2: Spot define: That only can be seen under White State or Dark State defects

Note 20-3: Any defect which is visible under gray pattern or transition process but invisible under black and white is disregarded.

Note 21-4: Any defect must be judged by Optical Microscope.

Note 21-5:Here is definition of the "Spot" and "Scratch or line defect"


Spot: W>1/4L

Scratch or line defect : $W \le 1/4L$

Note 21-6:Definition for L/W and D (major axis)

Note 21-7: FPC bonding area pad doesn't allowed visual inspection

Note 21-8:





JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	31 of 33

22.Barcode

22.1 label appearance



22.2 QR scanned information (Total 28 code number+ 2 blank spaces)

А	BBBBBBB	CC 🗌	DDD	EEE F	GGG	🗌 H III	JJ KK
(1)	2	3	(4)	56	$\overline{7}$	89	10 11

- ① A——The factory code
- ② BBBBBBB ——Module name of EPD
- ③ CC——Production line
- ④ DDD——Date of production
- ⑤ EEE——Production lot
- 6 F——Separator
- ⑦ GGG——FPL Lot
- (8) H——Normal Lot
- 9 III——TFT、PS、EC.
- 10 JJ——IC
- ① KK——Serial NO.
- □ blank spaces



JIANGXI XINGTAI TECHNOLOGY CO., LTD.

File Name	Specification For HINK 1.5" EPD	Module Number	HINK-E0154A89
Version	A0	Page Number	32 of 33

23. Packing

Sheet No :				Pa	cki	ng	Sp	ec			
HOLITECH	Part	No	HINK-E01	54A79	E	DATE	2019. 6. 4	VER	AO	Page	2-1
∕, Pa	ckage (Type:	Box					PRODUCT DR	AWING	Ĵ	
Box N	lo	Holi	tech ship	ping box		~ ·	•				
Box s	size		515*322*170		\neg						
Containment 384PCS		;									
二, Insi Trayunii		kage	type:Plas	tic							
Plasti Anti-sta foil bag EPE(Up- EPE(Up- EPE(Left- EPE(Front Chip box Quantity/ Tray numb Box Step 3: 1) In ea bags of seal the adhesive 2) Put t foil bag 3) heat bags.	tic side) Down) -Right) -back) urd (tray ver/sheet desicc e trays e tapes the tra gs.	700> 408.1 485*1 285*/ 310* 500*(6, put ant.t with ys in	then		Foil bags		Empty tray Anti-static	Put the tray an side up anti-st each ho Step 2 1) Must 180 deg trays. 2) The product pcs. 3) An e interse of the	prod d ke . Th atic les. : : : : : : : : : : : : : : : : : : :	Yray, EPE duct in eep the d en put EEPE in EPE in Placed b pring Pla tal 32*12 7 Plastic put on t stic tray	to the lispaly to ngle between astic yers 2=384 c tray the top
buttom down EP front - 2) Plac into th 3) The	put a of the E, the back El ed the e box. last pl top of	box, left PE. seal laced the	board on then place - right a ed product the up EF trays, and	the ed the and cs PE	ip Board _BOX			adhensiv 2) Paste the exte lable ca safety , transfer	e ta the rior n't and	lable o box, an cover th	nto d the e
Des	-		Z. P 9. 9. 19		Approve	Н. Z		Confirm		X.X.M	
Date		$\Omega \Lambda 1$			Date	0.010	9. 9. 19	Date	- I	019.9.	